




- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1(High)
- LAYER 4 : IN2(High)
- LAYER 5 : SVCC
- LAYER 6 : IN3(High)
- LAYER 7 : SGND2
- LAYER 8 : Bottom

SP9 BLOCK DIAGRAM



 <p>NBS/RD2</p>	<p>PROJECT : SP9 (Huron River) Quanta Computer Inc.</p>		
	<p>Size Custom</p>	<p>Document Number BLOCK DIAGRAM</p>	<p>Rev 1A</p>
	<p>Date: Tuesday, August 10, 2010 Sheet 1 of 49</p>		





Sandy Bridge Processor (DDR3)





Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG#9000014
 IC SOCKET RPGA 989P(P1.0,M/H3.0)

Sandy Bridge_rPGA_Rev0p61
 rpg989-47989-socket
 DGG#9000014
 IC SOCKET RPGA 989P(P1.0,M/H3.0)

	PROJECT : SP9 (Huron River)		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number SNB 2/4 (DDR3 I/F)		
Date: Tuesday, August 10, 2010		Sheet 3 of 49	




- +VCC_CORE [47,48]
 - +VCC_GFX [47,48]
 - +VCCSA [40]
 - +1.05V_VTT [2,10,36,41,47]
 - +1.5V_CPU [2,37,45]
 - +1.5V_CPU [2,37,45]
 - +1.5VSUS [2,10,12,13,40,44]
- Sandy Bridge_rPGA_Rev0p61
rpga989-47989-socket
DGG#9000014
IC SOCKET RPGA 989P(P1.0,M/H3.0)





PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number SNB 3/4 (POWER)	Rev 1A
Date: Tuesday, August 10, 2010 Sheet 4 of 49		



Cougar Point (HDA, JTAG, SATA)



8/1 SI modify



HDD0 (SATA3 6.0Gb/s)


HDD1 (SATA3 6.0Gb/s)

ODD (SATA1 1.5Gb/s)


E-SATA

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)



Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391PON00 (W25Q32BVSSIG)
Socket		DG008000031

PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R660 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R749 R746 *1K 4 +3V PCI_GNT3# [8]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R716 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R727 1K 4 GPIO33_E [36]
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	BBS_BIT0 R667 *1K 4 BBS_BIT1 [8]
GPIO19	Different from Calpella Boot BIOS Selection 0 [bit-0]	PWROK		
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R691 *1K 4 NV_ALE [8]
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm 4/30 reserve.	+1.8V R678 2.2K 4 R694 4.7K 4 NV_CLE [8]
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3VSS R734 *1K 4 ACZ_SYNC_R 5/4 add
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	ACZ_SDOUT R738 *1K 4 +V3.3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	R703 *1K 4 4/29 reserve. ICC_EN# [9]
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R693 *1K 4 PLL_ODVR_EN [9]
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R308 *1K 4 +3V




PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/6 (SATA/HDA/SPI)	1A
Date: Tuesday, August 10, 2010	Sheet 7	of 49


Cougar Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)




3/26 DB del external clock generator.


MFG-TEST



SGPIO



GPIO Pull-up/Pull-down(CLG)



RF_OFF# R682 1K 4 +3VS5

Intel ME Crypto Transport Layer Security (TLS) cipher suite
 Low = Disable (Default)
 High = Enable

R284 0.4 BIOS_REC R285 10K 4 +3V

BIOS RECOVERY High = Disable (Default)
 Low = Enable

R313 0.4 TEST_SET_UP R319 10K 4 +3V

SV_SET_UP
 High = Strong (Default)

R688 100K 4 SV_DET R687 10K 4 +3V

TEST DETECT
 Low = Default


DGPU_PWR_EN_R R316 200K 4 +3V

DMI TERMINATION VOLTAGE OVERRIDE Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)


R300 100K 4 FDI_OVRVLTG R299 1K 4 +3V

FDI TERMINATION VOLTAGE OVERRIDE Low - Tx, Rx terminated to same voltage

Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
SP9 2D	0	0	0	0	0	0
SP9 3D	0	0	0	0	0	1



GFX Present



PROJECT : SP9 (Huron River)
Quanta Computer Inc.



Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 9 of 49

http://mycomp.slu.se

Cougar Point-M (POWER)

COUGAR POINT (POWER)


7/29 SI Modify for CRT noise




	PROJECT : SP9 (Huron River) Quanta Computer Inc.	
	Size Custom Document Number PCH 5/6 (POWER)	Rev 1A
Date: Tuesday, August 10, 2010 Sheet 10 of 49		

IBEX PEAK-M (GND)


IBEX PEAK-M (GND)




CougarPoint_Rev_0p7



CougarPoint_Rev_0p7

 NBS/RD2	PROJECT : SP9 (Huron River)		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number PCH 6/6 (GND)	
Date: Tuesday, August 10, 2010	Sheet 11 of 49		






VREF DQ0 M2 Solution

Place these Caps near So-Dimm0.

VREF DQ0 M1 Solution



7/18 : Del M2 solution



PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom	Document Number DDR3 DIMM0-RVS (5.2H)	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 12 of 49

NBS/RD2



- +0.75V_DDR_VTT [12,44,45]
- +1.5VSUS [2,4,10,12,40,44]
- +3VPCU [8,7,25,34,35,36,37,39,42,43,45,46]
- +3V [2,6,7,8,9,10,12,14,17,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47]
- +5VPCU [33,34,36,37,38,39,40,41,42,43,44,45,46,47,48]



DDR3-DIMM1_H=9.2_RV5
 DDR-AS0A626-UARN-7F-204P
 DGMK4000126
 IC SOCKET DDRIII SO-DIMM(204P,H9.2,RV5)



VREF DQ1 M2 Solution

Place these Caps near So-Dimm1.


VREF DQ1 M1 Solution






7/18 : Del M2 solution

PROJECT : SP9 (Huron River)
Quanta Computer Inc.



Size Custom	Document Number	Rev 1A
	DDR3 DIMM1-RV5 (9.2H)	
Date: Tuesday, August 10, 2010	Sheet 13 of 49	









for DB2



[18,20,21,22,23,42] +1.5V_VGA








MEM ID	3	2	1	0	Verona		
DVPDATA	3	2	1	0	GDDR5 Type	Configuration	Size
1	0	0	0	1	Samsung K4G10325FE-HC05 (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
2	0	0	1	0	Hynix H5GQ1H24AFR-TOC BGA (4.0Gbps)	32*32 or 64*16 x 8 pcs	1G
3	0	0	1	1	Hynix H5GQ2H24MFR-TOC BGA (4.0Gbps)	64*32 or 128*16 x 8 pcs	2G
4	0	1	0	0	Samsung K4G20325FC-HC05 (4.0Gbps)	64*32 or 128*16 x 8 pcs	2G

PROJECT : SP9 (Huron River)
Quanta Computer Inc.


Size Custom Document Number **ATI M97-M2 (DISPLAY) 3/5** Rev 1A

NBS/RDZ Date: Tuesday, August 10, 2010 Sheet 16 of 48


27MHz + 100MHz OSC Option



Ext EEPROM




Thermal Sensor



[2,6,7,8,9,10,12,13,14,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47] +3V
 [15,16,18,19,26,42] +3V_VGA


	PROJECT : SP9 (Huron River)		
	Quanta Computer Inc.		
Size Custom	Document Number	Rev 1A	
	ATI M97(GND&Str&Ther)4/5		
Date: Tuesday, August 10, 2010	Sheet 17 of 49		



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size: Custom
Document Number: **ATI M97-M2 (POWER) 5/5**
Date: Tuesday, August 10, 2010
Sheet 18 of 49

Rev 1A



Straps





Table 3-34 ROM Configurations



Manufacturer	Part Number	Size	CONFIG[2:0]
Atmel	AT25F512	512 kbit	001
	AT25F512A	512 kbit	010
	AT25F1024	1 Mbit	011
	AT25F1024A	1 Mbit	011
	AT25F2048	2 Mbit	011
	AT25F4096	4 Mbit	011
ST Microelectronics	M25P05A	512 kbit	100
	M25P10A	1 Mbit	101
	M25P20	2 Mbit	101
	M25P40	4 Mbit	101
	M25P80	8 Mbit	101
Silicon Storage Technology	SST25VF512	512 kbit	010
	SST25VF010	1 Mbit	011
	SST25VF020	2 Mbit	011
	SST25VF040	4 Mbit	011
Winbond Electronics Corporation	W45B512	512 kbit	110
	W45B012	1 Mbit	111
YMC	Y25LF05	512 kbit	010
	SA25C020	2 Mbit	011
PMC	Pm25LV512	512 kbit	100
	Pm25LV010	1 Mbit	101

Default

Strap Name	Pin Straps	Description	Default Value
TX_PWRS_ENB	GPIO0	GPIO[1:0]:Recommend to pulling up for PICE setting. GPIO_0:PCIE full TX output swing	
TX_DEEMPH_EN	GPIO1	GPIO_1:PCIE Transmitter DE-EMPHASIS enabled	
BIF_GEN2_EN	GPIO2	GPIO_2:System is using PCIE GEN1 can be let it NC(ASIC internal pull down) if Gen2 just pull up for PCIE 5GT/s support. (0=PCIE GNE1,2.5GT/s ; 1=PCIE GNE2,5GT/s)	
STRAP_BIF_CLK_PM_EN	GPIO8		
CONFIG[3]	GPIO9		
CONFIG[2]	GPIO13		
CONFIG[1]	GPIO12		
CONFIG[0]	GPIO11		
BIOS_ROM_EN	GPIO22	BIOS_ROM_EN(GPIO22)=1, then Config[2:0]=GPIO[13:12:11] defines the ROM type. (See table as below)	
AUDIO[0]	VSYNC		
AUD(1)	HSYNC		
VSYNC_DAC2	V2SYNC		
HSYNC_DAC2	H2SYNC		
	GENERICC		

	PROJECT : SP9 (Huron River) Quanta Computer Inc.		
	Size Custom NBS/RD2	Document Number VGA Core/+1.8VGFx/1.0VGFx	Rev 1A
Date: Tuesday, August 10, 2010 Sheet 19 of 49			

1GB GDDR5 : CHANNEL A-0 (64M x 16)





PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number <Doc>	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 20 of 49

NBS/RD2

[15,18,21,22,23,42] +1.5V_VGA

1GB GDDR5 : CHANNEL A-1 (64M x 16)





PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number <Doc>	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 21 of 49

<http://mycomp.com/su/>

1GB GDDR5 : CHANNEL B-1 (64M x 16)









[15] DOB1_0..31
[15] MAB1_0..8





PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
	<Doc>	
Date: Tuesday, August 10, 2010	Sheet 23 of 49	

<http://mycomp.com.sg>




CRT




inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect

- +5V [6,7,10,24,25,26,28,29,31,32,33,35,37,45,49]
- +3V [2,6,7,8,9,10,12,13,14,17,24,25,26,28,29,30,32,33,34,35,36,37,40,41,43,45,47]
- +3V_VGA [15,16,17,18,19,26,42]



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
NB5/RD2		CRT/HDMI Conn
Date: Tuesday, August 10, 2010		
Sheet 27		of 49



- U53
- [16] EXT_HDMI_TXCN EXT HDMI TXCN 55
 - [16] EXT_HDMI_TXCP EXT HDMI TXCP 56
 - [16] EXT_HDMI_TXDNO EXT HDMI TXDNO 2
 - [16] EXT_HDMI_TXDPO EXT HDMI TXDPO 3
 - [16] EXT_HDMI_TXDN1 EXT HDMI TXDN1 5
 - [16] EXT_HDMI_TXDP1 EXT HDMI TXDP1 6
 - [16] EXT_HDMI_TXDN2 EXT HDMI TXDN2 8
 - [16] EXT_HDMI_TXDP2 EXT HDMI TXDP2 9
- SW@Pi3HDMI201
- [6] EXT_HDMI_HPD EXT HDMI HPD 51
 - [16] EXT_HDMI_SDA EXT HDMI SDA 52
 - [16] EXT_HDMI_SCL EXT HDMI_SCL 53
 - [6] INT_HDMI_HPD INT HDMI HPD 23
 - [6] INT_HDMI_SDA INT HDMI_SDA 24
 - [6] INT_HDMI_SCL INT HDMI_SCL 25
- SW@2N7002E
- [6] INT_HDMI_TXCN INT HDMI TXCN 11
 - [6] INT_HDMI_TXCP INT HDMI TXCP 12
 - [6] INT_HDMI_TXDNO INT HDMI TXDNO 14
 - [6] INT_HDMI_TXDPO INT HDMI TXDPO 15
 - [6] INT_HDMI_TXDN1 INT HDMI TXDN1 17
 - [6] INT_HDMI_TXDP1 INT HDMI TXDP1 18
 - [6] INT_HDMI_TXDN2 INT HDMI TXDN2 20
 - [6] INT_HDMI_TXDP2 INT HDMI TXDP2 21

8/8 SI Modify vendor suggest


EQ SETTING

S1 S0 = 1 : 1 3dB Default
 S1 S0 = 1 : 0 8dB
 S1 S0 = 0 : 1 3dB
 S1 S0 = 0 : 0 15dB



OC SETTING

S2 S1 S0 = 1 : 1 : 1 500mV 0dB Default
 S2 S1 S0 = 1 : 1 : 0 750mV 0dB
 S2 S1 S0 = 1 : 0 : 1 1000mV 0dB
 S2 S1 S0 = 1 : 0 : 0 600mV 0dB
 S2 S1 S0 = 0 : 1 : 1 500mV 0dB
 S2 S1 S0 = 0 : 1 : 0 500mV 1.5dB
 S2 S1 S0 = 0 : 0 : 1 500mV 3.5dB
 S2 S1 S0 = 0 : 0 : 0 500mV 6dB



OE#	SEL2	SEL1	Ay
0	0	1	A
1	1	0	B

SEL	FUNCTION
LOW	DGPU
HIGH	IGPU

PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number SG HDMI Conn	Rev 1A
Date: Tuesday, August 10, 2010		
Sheet 28 of 49		



[2,6,7,8,9,10,12,13,14,17,24,25,26,27,28,30,32,33,34,35,36,37,40,41,43,45,47] +3V
[30,31] +5V_AVDD
[6,7,10,24,25,26,27,28,31,32,33,35,37,45,49] +5V

SI change footprint from 0603 to 0805 for IDT comfirm

Close to CODEC








Close to CODEC

PV non-Staff

PV Change from +5V to +5V_ADD

Close to CODEC

INT. SPEAKER




PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number Azalia 92HD80	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 29 of 49

NBS/RD2

SUBWOOFER



PV change R575 from 20K to 10K for HP request

SI add LDO for SUBWOOFER power

for PV

7/18 SI Modify

close to Connect


for DB2

SI change type

MV add R317


GAIN1	GAIN0	dB
0	0	20
0	1	26
1	0	32
1	1	36


+3V [2,6,7,8,9,10,12,13,14,17,24,25,26,27,28,29,30,32,33,34,35,36,37,40,41,43,45,47]
 +5V_AVDD [29,30]
 +VIN [25,39,40,41,42,43,44,45,46,48]



PROJECT : SP9 (Huron River)
Quanta Computer Inc.



Size Custom	Document Number	Rev 1A
SUBWOOFER (EQ & AMP.)		
Date: Tuesday, August 10, 2010	Sheet 31	of 49



		PROJECT : SP9 (Huron River) Quanta Computer Inc.	
Size	Document Number	Rev	
Custom	8111E/RJ45	1A	
Date: Tuesday, August 10, 2010	Sheet 32 of 49		

SATA CD-ROM

E-SATA






SATA HDD #1

SATA HDD #2

SI change pin define and footprint (the same AX)



SI change pin define and footprint (the same AX)



 PROJECT : SP9 (Huron River) Quanta Computer Inc.		
Size Custom	Document Number	Rev 1A
ODD/HDD/ONFI		
Date: Tuesday, August 10, 2010 Sheet 33 of 49		



Bluetooth

Ext USB & Card Reader




Power Button





Touch Pad Button



Mini Display




8/5 SI modify




1. LEDVCC
2. LEDVCC
3. GND
4. GND

MY5	C346	220P/50V_4	MY1	C345	220P/50V_4	MX7	C354	220P/50V_4
MY6	C339	220P/50V_4	MY2	C343	220P/50V_4	MX0	C344	220P/50V_4
MY3	C338	220P/50V_4	MY4	C342	220P/50V_4	MX5	C350	220P/50V_4
MY7	C341	220P/50V_4	MY0	C349	220P/50V_4	MX1	C355	220P/50V_4
MY8	C340	220P/50V_4	MX4	C351	220P/50V_4	MY12	C337	220P/50V_4
MY9	C352	220P/50V_4	MX6	C353	220P/50V_4	MY13	C336	220P/50V_4
MY10	C333	220P/50V_4	MX3	C347	220P/50V_4	MY14	C335	220P/50V_4
MY11	C334	220P/50V_4	MX2	C348	220P/50V_4	MY15	C332	220P/50V_4
						MY16	C331	220P/50V_4
						MY17	C330	220P/50V_4



PV Modify
change from non-stuff to stuff




PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom Document Number **KB/LED/POWER CONN** Rev 1A

Date: Tuesday, August 10, 2010 Sheet 35 of 49

Mini PCI-E Card 1 WLAN



7/29 SI Modify for RF




MV

7/21 SI Modify for RF


PV non-stuff




CPU FAN




G995 layout notice



LED




PROJECT : SP9 (Huron River) Quanta Computer Inc.		
Size Custom	Document Number MINI PCI-E CONN X2	Rev 1A
Date: Tuesday, August 10, 2010 Sheet 37 of 49		




UPD720200F1-DAK-A


Clock select signal	
USB3.0_CSEL	High = External 48Mhz
	Low = 24MHz X'tal




PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number USB3.0	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 38 of 49





 <p>PROJECT : SP9 (Huron River) Quanta Computer Inc.</p>	Size Custom Document Number +5V/+3V (RT8206B)	Rev 1A
	Date: Tuesday, August 10, 2010 Sheet 39 of 46	





PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number +1.05V_VTT (VT358)	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 40 of 46

NBS/RD2




PROJECT : SP9 (Huron River)
Quanta Computer Inc.



PROJECT : SP9 (Huron River)
Quanta Computer Inc.

NBS/RD2	Size Custom	Document Number	Rev 1A
		VGA Core/+1.8VGFx/1.0VGFx	
Date: Tuesday, August 10, 2010		Sheet 42 of 46	

Note: VID[0:5]=011000=0.95V VID[0:5]=011010=0.9V



+VGACORE +/- 5%
Countinue current:27A
Peak current:45A
OCp minimum 50A

Granville LP Setting


CTRL0	V0
0	0.95
1	0.9

$I_{ocset} * R_{oc} = I_{ocp} * R_{droop}$
 $R_{23} = R_{oc} = 30A * 1m \text{ Ohms} / 10uA \sim 3K$
 Where :
 R_{droop} is AMD spec : -1 m Ohms
 I_{ocp} is desire over current
 I_{ocset} is recommendation 10uA from Rbias

Close to Phase 1 Inductor
 Panasonic
 ERT-J1VR103FA


Parallel
 VGPU_CORE_SENSE [18]
 VSS_GPU_SENSE [18]

	PROJECT : SP9 (Huron River)		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number	GPU CORE (ISL6264)	Sheet 43 of 46
NBS/R02	Date: Tuesday, August 10, 2010		




+1.5V +/- 5%
Countinue current:6A
Peak current:12A
OCp minimum 15A

need to stuff for S3 and PR263 change to 100K



+1.0V +/- 5%
Countinue current:1.7A
Peak current:3A




8/3 SI modify

$V_O = (0.8 (R1 + R2) / R2)$
 $R2 < 120Kohm$




PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size Custom	Document Number DDR3 (RT8207)	Rev 1A
Date: Tuesday, August 10, 2010		Sheet 44 of 46




- +VA [46]
- +BATG [46]
- +VAD_1 [46]
- +12VALW [25,33,35,42]
- +5VSUS [25,39]
- +5V [6,7,10,24,25,26,27,28,29,31,32,33,35,37,49]
- +1.5VSUS [2,4,10,12,13,40,44]
- +VIN [25,31,39,40,41,42,43,44,46,48]
- +1.5V [10,37]
- +1.8V [4,7,10,41,42]
- +3VPCU [6,7,12,13,25,34,35,36,37,39,42,43,46]
- +3VSS [2,6,7,8,9,10]
- +5VSS [10,25]
- +3VSS [34,38,43]
- +5VPCU [12,33,34,36,38,39,40,41,42,43,44,46,47,48]
- +3VLNVCC [32]

			PROJECT : SP9 (Huron River)	
			Quanta Computer Inc.	
Size Custom	Document Number Dis-charge IC (P2806)	Rev 1A		
Date: Tuesday, August 10, 2010		Sheet 45	of 46	


TOP DC_JACK
65W/90W

For EMI test only no stuff


Do Not add test pad on BATDIS_G signal



- +VA [45]
- +VAD_1 [45]
- +VH28 [45]
- +BATCHG [45]
- +5VPCU [12,33,34,36,38,39,40,41,42,43,44,45,47,48]

			PROJECT : SP9 (Huron River)	
			Quanta Computer Inc.	
Size Custom	Document Number	Charger (BQ24704)		Rev 1A
Date: Tuesday, August 10, 2010		Sheet 46 of 46		

- 1.Alert trace routing between data and clock trace
- 2.Refer to ground
- 3.Keep out 20 mils



2phase/3phase option

	PR70, PR95 PR383	PR110, PR121 PR89, PC48
2phase	POP	NA
3Phase	NA	POP


UMA(Switchable)/Discrete Only option


UMA	POP	POP	NA
Discrete	Change to 0 ohm	NA	POP


PROJECT : SP9 (Huron River)
Quanta Computer Inc.

Size: Custom Document Number: CPU Core1 (NCP6131S) Rev: 1A


Date: Tuesday, August 10, 2010 Sheet: 47 of 46



			PROJECT : SP9 (Huron River)	
			Quanta Computer Inc.	
Size Custom	Document Number CPU Core2 (NCP5911)	Rev 1A		
Date: Tuesday, August 10, 2010		Sheet 48 of 50		



Vender	Size	P/N
EON	128KB	AKE37ZN0Q01 (EN25F40-100HIP)
Winbond	128KB	AKE35FN0N00 (W25X10BVSNIG)
	512KB	AKE37FN0N01 (W25X40BVSSIG)
Socket		DG008000031

 NB5/RD2	PROJECT : SP9 (Huron River)		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number IMON	
Date: Tuesday, August 10, 2010		Sheet 49 of 47	