



**PCB STACK UP**

- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : GND
- LAYER 5 : VCC
- LAYER 6 : IN2
- LAYER 7 : GND2
- LAYER 8 : BOT

# BU3 Block Diagram




# CLOCK GEN




**PROJECT : BU3**  
**Quanta Computer Inc.**

Size Custom Document Number **CLOCK\_GEN\_9LPRS365BKLF** Rev D3B  
 Date: Monday, August 10, 2009 Sheet 2 of 34


# CPU



## Thermal Trip




## CPU Thermal Monitor




## Processor Hot


## CPU FAN CTRL




## XDP



Layout Note:  
Place Resistor close to CPU with Stub length <200mils.











Layout Note:  
H\_RCOMP trace should be  
10-mil wide with 20-mil spacing.




**PROJECT : BU3**  
Quanta Computer Inc.







[16] M\_A\_DQ[63:0]




CANTIGASFF\_1p0



[16] M\_B\_DQ[63:0]



CANTIGASFF\_1p0









**PROJECT : BU3**  
**Quanta Computer Inc.**

Size Custom Document Number **GANTIGA DDRII(3/6)** Rev D3B  
 Date: Monday, August 10, 2009 Sheet 7 of 34



**vcc internal VGA 2.2A**  
(Shape or 120mils)

**DDR3-800 3.1625A**  
**DDR3-1066 4.14A**  
(Shape or 200mils)


**UMA 9.6A**  
(Plane or shape)




Layout Note:  
Inside GMCH cavity.



BOM Note:  
for reader stand by  
GS40 used 40 @  
GS45 used 45 @



Close to GMCH






UMA: Places R721, R726 to 10 ohm.

**PROJECT : BU3**  
**Quanta Computer Inc.**

|                               |                              |         |
|-------------------------------|------------------------------|---------|
| Size Custom                   | Document Number              | Rev D38 |
|                               | <b>GANTIGA VCC/NCTF(4/6)</b> |         |
| Date: Monday, August 10, 2009 | Sheet 8                      | of 34   |


















**PROJECT : BU3**  
Quanta Computer Inc.

|                               |                 |         |
|-------------------------------|-----------------|---------|
| Size Custom                   | Document Number | Rev D3B |
| GANTIGA VSS(6/6)              |                 |         |
| Date: Monday, August 10, 2009 | Sheet 10 of 34  |         |

# North Bridge Strap Pin Configuration Table


(See DG 2.0 P306 Table 187)  
(See NB EDS 1.0 P187 Table 74)

| Pin Name      | Strap description   | Configuration   | PU<4.02K> PD <2.21K>  | Note |
|---------------|---|---|---|------|
| CFG[2:0]      | FSB Frequency Select                                      | [000]= FSB 1066MHz [010] = FSB 800MHz [011] = FSB 667MHz  | See Page 2 FSB selection table  |      |
| CFG[4:3]      | Reserved  |   |   |      |
| CFG5          | DMI X2 Select   | 0 = DMI X2<br>1 = DMI X4(Default)   | [6] MCH_CFG5         |      |
| CFG6          | iTPM Host Interface                                       | 0 = iTPM Host Interface is enabled<br>1 = iTPM Host Interface is disabled(Default)  | [6] MCH_CFG6         |      |
| CFG7          | ME TLS Confidentiality                                    | 0 = AMT Firmware will use TLS cipher suite with no confidentiality<br>1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)                                | [6] MCH_CFG7         |      |
| CFG8          | Reserved  |   |   |      |
| CFG9          | PCI Express Graphics Lane Reversal                        | 0 = Reverse Lanes<br>1 = Normal operation(Default)  | [6] MCH_CFG9         |      |
| CFG10         | PCIe Loopback enable                                      | 0 = Enabled<br>1 = Disabled (Default)   | [6] MCH_CFG10        |      |
| CFG11         | Reserved  |   |   |      |
| CFG12         | ALLZ  | 0 = ALLZ mode enable<br>1 = disable(Default)  | [6] MCH_CFG12        |      |
| CFG13         | XOR   | 0 = XOR mode enable<br>1 = disable(Default)   | [6] MCH_CFG13        |      |
| CFG[15:14]    | Reserved  |   |   |      |
| CFG16         | FSB Dynamic ODT   | 0 = Dynamic ODT disable<br>1 = Dynamic ODT Enable(Default)  | [6] MCH_CFG16        |      |
| CFG[18:17]    | Reserved  |   |   |      |
| CFG19         | DMI Lane Reversal   | 0 = Normal (Default)<br>1 = Lanes Reversed  | [6] MCH_CFG19        |      |
| CFG20         | Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE | 0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is operational (Default)<br>1 = Digital Display port (SDVO/DP/iHDMI) and PCIE are operating simultaneously via PEG port | [6] MCH_CFG20      |      |
| SDVO_CTRLDATA | SDVO Present  | 0 = No SDVO/HDMI/DP Device Present(Default)<br>1 = SDVO/HDMI/DP Device present  | <i>Strap on P18<br/>SDVO_CTRLDATA</i>   |      |
| L_DDC_DATA    | Local Flat Panel(LFP) Present                             | 0 = LFP Disable(Default)<br>1 = LFP Card Present;PCIE disable   | <i>Strap on P17<br/>INT_LVDS_EDIDDATA</i>   |      |
| DDPC_CTRLDATA | Digital Display Present                                   | 0 = Digital display(HDMI/DP) device absent(Default)<br>1 = Digital display(HDMI/DP) device present  | [6] DDPC_CTRLDATA  |      |

[6] DDPC\_CTRLCLK 

## Enable iTPM Table


| PAGE | Net Name  | PU & PD          | NOTE         |
|------|-----------|------------------|--------------|
| 11   | MCH_CFG_6 | PD 10K to GND    | NB Strap pin |
| 13   | SPI_MOSI  | PU 20K to +3V_S5 | SB Strap pin |
| 14   | CLGP105   | PU 10K to +3V_S5 | SB Strap pin |




**Quanta Computer Inc.**  
PROJECT : BU3

|                               |                           |       |
|-------------------------------|---------------------------|-------|
| Size                          | Document Number           | Rev   |
| Date: Monday, August 10, 2009 | <b>NB (77)- STRAP PIN</b> | D3B   |
| Sheet                         | 11                        | of 34 |



# RTC CRYSTAL



# RESET JUMP




| ICH_SATA_LED# |                        |
|---------------|------------------------|
| 0             | PCIe Lane Reversed     |
| 1             | PCIe Straight(default) |




Place within 500mils of ICH9 ball

# HD Audio Interface




# RTC BATTERY



# South Bridge Strap Pin (1/3)

| Pin Name            | Strap description   | Sampled                    | Configuration  | PUP/PD  |
|---------------------|---|----------------------------|--|---|
| HDA_DOCK_EN/ GPIO33 | Flash Descriptor Security Override Strap                        | PWROK                      | 0 = The Flash Descriptor Security will be overridden.<br>1 = The security measures defined in the Flash Descriptor will be in effect | This strap should only be enabled in manufacturing environments using an external pull-up resistor. |
| SATALED#            | PCI Express Lane Reversal (Lanes 1-4)                           | PWROK                      | Internal PU  |   |
| HDA_SDOUT           | XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4) | PWROK                      | ICH_TP3  | RSVD  |
|                     |   |                            | HDA_SDOUT  | Description   |
|                     |   |                            | 0  | 1   |
| 1                   | 0   | Normal operation(Default)  |  |   |
| 1                   | 1   | Set PCIe port config bit 1 |  |   |


# ICH9




## South Bridge Strap Pin (2/3)

| Pin Name                    | Strap description                          | Sampled       | Configuration   | PU/PD  |          |               |   |   |              |                     |
|-----------------------------|--|---------------|---|--|----------|---------------|---|---|--------------|---------------------|
| HDA_SYNC                    | PCI Express Port Config 1 bit 0 (Port 1-4) | PWROK         | 0 = Default<br>1 = Setting bit 0  | +1.5V_HDA_IO_ICH<br>R231 *1K_4 ACZ_SYNC [12] |          |               |   |   |              |                     |
| GNT2# / GPIO53              | PCI Express Port Config 2 bit 2 (Port 5-6) | PWROK         | 0 = Setting bit 2<br>1 = Default  | GNT2# R370 *1K_4                             |          |               |   |   |              |                     |
| GNT1# / GPIO51              | ESI Strap(Server Only)                     | PWROK         | 0 = DMI for ESI-compatible<br>1 = Default   | GNT3# R218 *1K_4                             |          |               |   |   |              |                     |
| GNT3# / GPIO55              | Top-Block Swap Override                    | PWROK         | 0 = "top-block swap" mode<br>1 = Default  | GNT0# R246 *1K_4                             |          |               |   |   |              |                     |
| SPI_MOSI                    | Integrated TPM Enable                      | CLPWROK       | 0 = INT TPM disable(Default)<br>1 = INT TPM enable  | SPI_MOSI R314 *20K_4                         |          |               |   |   |              |                     |
| GNT0#                       | Boot BIOS Selection 0                      | PWROK         | <table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>0</td> <td>1</td> <td>SPI(Default)</td> </tr> </table> | PCI_GNT#0                                    | SPI_CS#1 | Boot Location | 0 | 1 | SPI(Default) | GNT0# R246 *1K_4    |
| PCI_GNT#0                   | SPI_CS#1                                   | Boot Location |   |  |          |               |   |   |              |                     |
| 0                           | 1  | SPI(Default)  |   |  |          |               |   |   |              |                     |
| SPI_CS1# / GPIO58 / CLGPIO6 | Boot BIOS Selection 1                      | CLPWROK       | <table border="1"> <tr> <th>PCI_GNT#0</th> <th>SPI_CS#1</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>0</td> <td>PCI</td> </tr> </table>          | PCI_GNT#0                                    | SPI_CS#1 | Boot Location | 1 | 0 | PCI          | SPI_CS1# R164 *1K_4 |
| PCI_GNT#0                   | SPI_CS#1                                   | Boot Location |   |  |          |               |   |   |              |                     |
| 1                           | 0  | PCI           |   |  |          |               |   |   |              |                     |

## PCI PULL-UP








## USBOC# PULL-UP



**PROJECT : BU3**  
**Quanta Computer Inc.**

|  |                              |     |
|--|------------------------------|-----|
| Size   | Document Number              | Rev |
| Custom                                       | <b>ICH9-M (USB/PCIe/DMI)</b> | D3B |
| Date: Monday, August 10, 2009 Sheet 13 of 34 |                              |     |


# ICH9



**South Bridge Strap Pin (3/3)**

| Pin Name | Strap description       | Sampled | Configuration  | PU/PD                   |
|----------|-------------------------|---------|--|-------------------------|
| GPIO20   | Reserved                | PWROK   |  |                         |
| PCBEEP   | No Reboot               | PWROK   | 0 = Default<br>1 = No Reboot mode  | PCBEEP R245 *1K 4 +3V   |
| GPIO49   | DMI Termination Voltage | PWROK   | 0 = for desktop applications<br>1 = for mobile applications<br>Internal PU | DMI_TERM_SEL R172 *1K 4 |


| Board ID                    | ID9    | ID4    | CPUSB# | ID3    |
|-----------------------------|--------|--------|--------|--------|
| W/ G-SENSOR<br>W/O G-SENSOR | H<br>L |        |        |        |
| W/ HDMI<br>W/O HDMI         |        | L<br>H |        |        |
| W/ 3G<br>W/O 3G             |        |        | L<br>H |        |
| FOR 11*<br>FOR 13*          |        |        |        | H<br>L |




**PROJECT : BU3**  
Quanta Computer Inc.

Size Custom | Document Number ICH9-M (PM,GPIO,SMB) | Rev D3B  
Date: Monday, August 10, 2009 | Sheet 14 of 34














**PROJECT : BU3**  
Quanta Computer Inc.

|                               |  |            |
|-------------------------------|--|------------|
| Size<br>Custom                | Document Number<br><b>ICH9-M (POWER,GND)</b> | Rev<br>D3B |
| Date: Monday, August 10, 2009 |  |            |
| Sheet 15 of 34                |  |            |







# HDMI IC



# HDMI CON.



# USB SW




# EMI

| S | OE# | Function   |
|---|-----|------------|
| X | H   | Disconnect |
| L | L   | D=1D       |
| H | L   | D=2D       |


| OE# | Function       |
|-----|----------------|
| H   | Disconnect     |
| L   | A port= B port |

| OE#   | 1OE# | 2OE# | 3OE# | 4OE# |
|-------|------|------|------|------|
| Mode3 | High | High | Low  | Low  |
| Mode4 | Low  | Low  | High | High |


# SATA ODD



# Main SATA HDD




# Main SATA HDD (For 11.6")



CO-LAYOUT With MAIN SATA HDD

# G-sensor



## FS (Full Scale) selection


|    |               |               |
|----|---------------|---------------|
| FS | 0             | 1             |
|    | 2g Full-Scale | 6g Full-Scale |

## PD (Power Down) selection




|    |             |                 |
|----|-------------|-----------------|
| PD | 0           | 1               |
|    | Normal Mode | Power-down mode |

## HDPPD selection

|       |             |                 |
|-------|-------------|-----------------|
| HDPPD | 0           | 1               |
|       | Normal Mode | Power-down mode |




Close to Pin 7 and Pin 16



0.0015A (20mils)


0.013A (20mils)

Close Chipset




Close Chipset

**MINI Card Slot#1  
(WLAN)**




**MINI Card Slot#2  
3G**







**INT Keyboard**




**USB&FPC&CARDERAD CONNECTOR**





**Power board**



**Bluetooth**










**LED/TP/Hall Sensor Con.**



**HOLE**


**CPU FAN**






0.01A(20mils)

0.03A(30mils)





R393 must close to C315 and close to EC Pin100/102. Routing 20/10/20

H=1.6mm




**SMBUS Table**

| SMBUS | Devices             | Address |
|-------|---------------------|---------|
| 1     | Battery             |         |
| 2     | CPU Thermal Sensor1 | 98H     |
|       | EC EEPROM           | A0H     |
| 3     | 3D Sensor           | 40H     |




I/O Base Address


| BADDR1-0 | Index              | Data  |
|----------|--------------------|-------|
| 0 0      | XOR TREE TEST MODE |       |
| 0 1      | CORE DEFINED       |       |
| 1 0      | 2Eh                | 2Fh   |
| 1 1      | 164Eh              | 164Fh |




ID




SPI FLASH




INTERNAL KEYBOARD STRIP SET



HWPG



LED






**Quanta Computer Inc.**  
PROJECT : BU3

Size: Document Number: EC-WPCE775CA0DG  
Date: Monday, August 10, 2009 Sheet: 22 of 34

# Atheros Lan


## Decoupling CAP

## Close to U3






## EEPROM


### PLACE NEAR LAN IC SIDE



Close to U3 pin30  
When mount EEPROM  
TWSI\_SCL PU 4.7K\_6

## LAN CONNECTOR






Peak 8.521A,AVG 6.391A  
 Total capacitor : 160uF  
 ESR : 25mΩ  
 f : 400k Hz  
 OCP: 10A

(Peak 7.733A,AVG 5.801A)  
 Total capacitor : 150 uF  
 ESR : 25mΩ  
 f : 500k Hz  
 OCP : 9.5A

AO4710 Rdson=11.8~14.2mOhm  
 $L(\text{ripple current}) = (19-5) * 5 / (2.2u * 400k * 19) \sim 4.187A$   
 Let  $I_{ocp} = 10A$   
 $(10 - 4.187 / 2) * 14.2mohm = (R * 5uA) / 10$   
 $R(I_{lim}) = 225Kohm$

AO4710 Rdson=11.8~14.2mOhm  
 +3VPCU OCP: 4.5A 500K  
 $L(\text{ripple current}) = (19-3.3) * 3.3 / (2.2u * 500k * 19) \sim 2.479A$   
 Let  $I_{ocp} = 9.5A$   
 $(9.5 - 2.479 / 2) * 14.2mohm = (R * 5uA) / 10$   
 $R(I_{lim}) = 235Kohm$





3.014A

3.21A

2.567A  
 0.002A

**Quanta Computer Inc.**  
 PROJECT : BU3

|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
|       | <b>SYSTEM 5V/3V (ISL6237)</b> | D3B            |
| Date: | Monday, August 10, 2009       | Sheet 25 of 34 |



Peak 18A,AVG 15A  
 Total capacitor : 440uF  
 ESR : 4.5mΩ  
 f : 300kHz  
 OCP: 20A

$$R_{fset}(\text{Kohm}) = (\text{period}(\mu\text{s}) - 0.29) * 2.33$$

$$\text{Period}(\mu\text{s}) = R_{fset}(\text{Kohm}) / 2.33 + 0.29 = 3.213 * 10^{-6} \text{ s}$$

$$\text{Frequency} = 1 / (3.213 * 10^{-6}) = 311\text{K}$$


$$L(\text{ripple current}) = (19-1) * 1 / (1.0\mu * 311\text{k} * 19) \sim 3.05\text{A}$$

$$R_{ocset} = (I_{oc} * R_{droop}) / 10\mu\text{A}$$

$$R_{droop} = 4\text{mV}/\text{A}$$

$$I_{oc} = R_{ocset} * 10\mu\text{A} / R_{droop} = 20.15\text{A}$$





Peak 12.2A,AVG 10A  
 Total capacitor : 440uF  
 ESR : 10.5mΩ  
 f : 400k Hz  
 OCP: 14.6A


**L(ripple current)**  
 $= (19-1.5) * 1.5 / (1.5u * 400k * 19)$   
 $\sim 2.303A$

**Vtrip(mV)=RILIM\*10uA**  
 $(10u * PR82) / Rdson + \Delta I / 2 = Iocp$   
 Let  $Iocp = 14.6A$   
 $(Iocp - \Delta I / 2) * Rdson / 10u$   
**PR82 = 5.78Kohm**

$V_{out} = (PR104/PR103) \times 0.75 + 0.75$

AO4710 Rdson=3.4 ~ 4.3mOhm


|                               |  |   |                               |
|-------------------------------|--|---|-------------------------------|
|                               |  | <b>Quanta Computer Inc.</b><br><b>PROJECT : BU3</b> |                               |
|                               |  | Size<br><b>DDR 1.8V(TPS5116)</b>                    | Document Number<br>Rev<br>D3B |
| Date: Monday, August 10, 2009 |  | Sheet 27 of 34                                      |                               |



$TON = 3.85p * RTON * Vout / (Vin - 0.5)$   
 $TOFF = (Vin / Vout - 1) * Ton$   
 $TON = 2.185 * 10^{-7}$   
 $TOFF = 3.736 * 10^{-6}$   
 $Frequency = 1 / (Ton + Toff) \sim 253K$

**FDMC8296  $R_{dson} = 8 \text{ m}\Omega$**   
**L(ripple current)**  
 $= (19 - 1.05) * 1.05 / (2.2u * 253k * 19)$   
 $\sim 1.78A$   
  
**Let  $I_{ocp} = 10A$**   
 $I_{ocp} - I_{ripple} / 2 = RILIM * 20u / R_{dson}$   
 $10 - 1.78 / 2 = RILIM * 20u / 8m\Omega$   
 **$RILIM = 3.644K\Omega$**

**(Peak 21.199A, AVG 8A)**  
**Total capacitor : 230 uF**  
**ESR : 21mΩ**  
**f : 253k Hz**  
**OCP : 10A**



$$V_{out} = 0.8(1 + R1/R2) = 1.8V$$




**Quanta Computer Inc.**  
**PROJECT : BU3**

|      |                               |     |
|------|-------------------------------|-----|
| Size | Document Number               | Rev |
|      | <b>VCCP 1.05V(UP6111AQDD)</b> | D3B |


Date: Monday, August 10, 2009 Sheet 1 of 34

E3A




Peak 8A, AVG 6A  
Total capacitor : 220uF  
ESR : 21mΩ  
f : 293k Hz  
OCP : 11A

$R_{fset} = 1 / ((T - 0.29 * 10^{-6}) * 47)$   
 $R_{fset} = 6.81K, T = 3.414 * 10^{-6} s$   
 $F = 1 / T = 293KHz$   
 $I(ripple\ current)$   
 $= (19 - 1.05) * 1.05 / (1.0u * 293k * 19)$   
 $\sim 3.86A$   
 $R_{ocset} = (I_{oc} * R_{droop}) / 10uA$   
 $R_{droop} = 7mV/A \quad R_{ocset} = 8.06K$   
 $I_{oc} = R_{ocset} * 10uA / R_{droop} = 11.5A$




| Model  | REV | CHANGE LIST   | MODEL BU3 |      |    |
|--|-----|---|-----------|------|----|
|  |     |   | PAGE      | FROM | To |
| BU3 MB   | B1B | PAGE 2: add RP21 value 3G@0X2 ,add net name CLK_PCIE_3G to 3G Card pin13 & CLK_PCIE_3G# to 3G Card pin11                              | 1         | 1A   | 1B |
|  |     | PAGE 13: Add net name PCIE_RXN3,PCIE_RXP3,PCIE_TXN3,PCIE_TXP3 to 3G connector   | 2         | 1A   | 1B |
|  |     | PAGE 13: Add C386,C382 both value 3G@0.1u/10V_4   | 3         | 1A   | 1B |
|  |     | PAGE 13: del USB5-,USB5+ net  | 4         | 1A   | 1B |
|  |     | PAGE 13: add USB7-,USB7+ net to sim connector   | 5         | 1A   | 1B |
|  |     | PAGE 18: del HDMI function U17,R298,R299,R303,R305,R307,R309,R320,R323,R308,R306,R304,R310,R319,R317,R302,R297,R296,R312,R157         | 6         | 1A   | 1B |
|  |     | PAGE 18: del HDMI function C365,C369,C356,C354,Q28,RN,4,RN5,RNN6,RN3,L20.L21.L22.L23.Q28  | 7         | 1A   | 1B |
|  |     | PAGE 20: change Q20 PIN 2 net neme +3V_S5 to WIMAX_P  | 8         | 1A   | 1B |
|  |     | PAGE 20: change Q22,Q27 PIN 1 net neme +3V_S5 to +3VPCU   | 9         | 1A   | 1B |
|  |     | PAGE 20: Add R380 value 0_8 between net +1.5V and net +1.5V_3G.   | 10        | 1A   | 1B |
|  |     | PAGE 20: Add C383 value 0.01V/25_4,C384 value 0.1/10V_4,C385 value 10u/3.6V_8 between net +1.5V_3G and GND                            | 11        | 1A   | 1B |
|  |     | PAGE 20: change R253,R250 power source +3V_S5 to +3VPCU   | 12        | 1A   | 1B |
|  |     | PAGE 20: Connect CN21 PIN 48,PIN 28,PIN 6 to +1.5V_3G   | 13        | 1A   | 1B |
|  |     | PAGE 20: Add CN23 value 3G@88266-10001-06 for co-lay SIM card   | 14        | 1A   | 1B |
|  |     | PAGE 20: CN21 Connect PIN 33 to PCIE_TXP3,Connect PIN 31 to PCIE_TXN3,Connect PIN 25 to RCIE_RXP3,Connect PIN 23 to PCIE_RXN3         | 15        | 1A   | 1B |
|  |     | PAGE 20: Add Q31 value 3G@ME2N7002E,R296 value 3G@10K_4 for PCIE_WAKE to CN21 PIN 1   | 16        | 1A   | 1B |
|  |     | PAGE 18: Change CN11 pin define to PORT-B_HPD#  | 17        | 1A   | 1B |
|  |     | PAGE 21: Change CN6 footprint and pin define  | 18        | 1A   | 1B |
|  |     | PAGE 2: Change CLOCK GEN SRC6 net CLK_PCIE_3G and CLK_PCIE_3G# for 3G card  | 19        | 1A   | 1B |
|  |     | PAGE 2: Change CLOCK GEN SRC4 net CLK_PCIE_MINI1 and CLK_PCIE_MINI1# for mini card 1  | 20        | 1A   | 1B |
|  |     | PAGE 20: Change D15 to R297 value 0805 ohm  | 21        | 1A   | 1B |
|  |     | PAGE 21: Remove CN13  | 22        | 1A   | 1B |
|  |     | PAGE 7: Change R116 value to 12.1K ohm, Add U17 for DDR3_POWER_OK   | 23        | 1A   | 1B |
|  |     | PAGE 25: Change PR134 value to 169K ohm, change PR128 value to 174K ohm . NC PR141  | 24        | 1A   | 1B |
|  |     | PAGE 26: Change PR25 value to 8.06k ohm ,change PR20 value to 1.5K ohm ,change PR4 value to 3.09K ohm ,change PR7 value to 3.24k ohm. | 25        | 1A   | 1B |
|  |     | PAGE 27: Change PR82 value to 5.9k ohm  | 26        | 1A   | 1B |
|  |     | PAGE 27: Change PR105 value 9.31K ohm , NC PC91   | 27        | 1A   | 1B |
|  |     | PAGE 27: NC PR66,PQ15   | 28        | 1A   | 1B |
|  |     | PAGE 20: Change CN22 footprint to minipci-80019-1021-52p-ruv-v ,chabge CN23 footprint to minipci-80052-1021-52p-ldv-v                 | 29        | 1A   | 1B |
|  |     | PAGE 21: Change HOLE 4 module   | 30        | 1A   | 1B |
| PAGE 6: Change R116 value 12.1K/F_4 , add R378 & U22 for DDR3_POWER_OK   |     |   |           |      |    |
| PAGE 6: Change CN6 pin define.   |     |   |           |      |    |
| PAGE 27: Change PR82 value to 5.62K ohm  |     |   |           |      |    |
| PAGE 2: Swap vertical RP11,RP21  |     |   |           |      |    |
| PAGE 15: Change R227 value to 100/F_6  |     |   |           |      |    |
| PAGE 19: Change U6 value to GS@R5F211B4D31SP#W4(0217H)   |     |   |           |      |    |
| PAGE 14: Add R382 to +3V_S5 for ICHP SC#   |     |   |           |      |    |
| PAGE 17: Change T79,T80,T82,T84,T83,T86, footprint to TP3050   |     |   |           |      |    |
| PAGE 20: Add D19,D20 for 3G_LED# & WiMAX_LED# between CN6 PIN 8 3G_WIMAX_LED#                                  |     |   |           |      |    |
| PAGE 21: Change CN9 PIN 33 DEFINE for MMC_LED#,change CN6 footprint 18pin                                      |     |   |           |      |    |
| PAGE 22: Add R135 for battery state issue.   |     |   |           |      |    |
| PAGE 23: Add Q33 Q32 C388 R383 R384 for LAN_P soft start, change CN4 pin define.                               |     |   |           |      |    |
| PAGE 20: change CN21 CN22 footprint  |     |   |           |      |    |
| PAGE 20: remove CN13 and change CN8 connector module   |     |   |           |      |    |
| PAGE 14: R191 always pull high for HDMI & USB BOI-FUNCTION   |     |   |           |      |    |
| PAGE 18: Change CN11 PIN11 net to BOARD_ID4  |     |   |           |      |    |
| PAGE 28: remove PL5 ,remove JP3, short by trace.   |     |   |           |      |    |
| PAGE 27: remove PL4 ,remove JP2&JP1 , short by trace.  |     |   |           |      |    |
| PAGE 25: remove PL12 &PL15,remove JP5 & JP4, short by trace.   |     |   |           |      |    |
| PAGE 24: remove PL3 ,short by trace.   |     |   |           |      |    |
| PAGE 26: PC8 change to CH3474K1B04 CAP CHIP 0.047U 25V(+/-10% X7R 0402)  |     |   |           |      |    |
| PAGE 21: Change CN9 PIN 24 net to 1.5V   |     |   |           |      |    |
| PAGE 22: Add R135 for battery leakage current  |     |   |           |      |    |
| PAGE 26: Add PU1 PIN8 & PIN9 PC121,PC122 CAP CHIP 220P 50V(+/-10%,X7R,0402) to GND SINGAL                      |     |   |           |      |    |
| PAGE 9: Add C389 value 10u/6.3V_8, and change C187 value to 22u/6.3V_8 for CRT power noise issue,(reserve U23) |     |   |           |      |    |
| PAGE 24: Change PU3 Part number to AL088731001   |     |   |           |      |    |
| PAGE 22: Change C255 and C257 value to 15p/50V_4   |     |   |           |      |    |
| PAGE 14: Change R156 Part Number to CS23243F930  |     |   |           |      |    |
| PAGE 12: Add R385 ,R386 for USB-ODD CO-LAY.(reserve)   |     |   |           |      |    |
| PAGE 24: Change PD4 Footprint to d-5_375-3_975 for OPEN issue  |     |   |           |      |    |
| PAGE 21: Change CN2 PIN1 NET from +5VPCU to +3VPCU   |     |   |           |      |    |
| PAGE 20: Change R379 value to 100K_4 for WIFI INTEL module issue   |     |   |           |      |    |
| PAGE 13: Add R388 ,R389 for reserve gemalto 3G sim card  |     |   |           |      |    |
| PAGE 18: Reserve D21 and R387 to keep voltage 0.4 V  |     |   |           |      |    |

|             |                 |             |              |         |           |            |  |
|-------------|-----------------|-------------|--------------|---------|-----------|------------|--|
| DOC NO. 204 | PROJECT MODEL : | BU3         | APPROVED BY: | Mosy Li | DATE:     | 2009/04/27 |  <b>Quanta Computer Inc.</b><br>PROJECT : BU3 |
|             | PART NUMBER:    | 31BU3MB0000 | DRAWING BY:  | Mosy Li | REVISION: | 1B         |  |



| Model  | REV | CHANGE LIST  | MODEL BU3 |      |    |
|--------|-----|--|-----------|------|----|
|        |     |  | PAGE      | FROM | To |
| BU3 MB | D3A | PAGE 26: Add PR146,PR147,PR148 value 0_4 ,PR149 value 10K/F_4 for power suggest  | 1         | 1A   | 1B |
|        |     | PAGE 22: Add D22 for ESD/EOS suggestion - Power pin EOS  | 2         | 1A   | 1B |
|        |     | PAGE 22: C386,C382,RP21不上件   | 3         | 1A   | 1B |
|        |     | PAGE 02: change C373,C374 value to 33p/50V_4 for XTAL report   | 4         | 1A   | 1B |
|        |     | PAGE 20: reserve Q31 ,R381,R380,C383,C384,C385   | 5         | 1A   | 1B |
|        |     |  | 6         | 1A   | 1B |
|        | E3A | PAGE 17: reserve CRT FILTER R390,R393,R394,C398,C399,C400,C401 ,C402,C403 for EMI requirement.   | 7         | 1A   | 1B |
|        |     | PAGE 21: add C390,C391,C392,C393,C394,C395,C396,C397 for EMI requirement .   | 8         | 1A   | 1B |
|        |     | PAGE 30: add 1.05v_GFX SCHEMATIC for reader stand by function (GS45 only)  | 9         | 1A   | 1B |
|        |     | PAGE 28: change PQ8 and PQ9 value and footprint .  | 10        | 1A   | 1B |
|        |     | PAGE 17: Add R3,R2 BOI-OPTION for GS40.  | 11        | 1A   | 1B |
|        |     | PAGE 17: Add R392 ,R391 for Board ID3  | 12        | 1A   | 1B |
|        | F3A | PAGE 21: Add HOLE 9,HOLE 11, HOLE 10.  | 13        | 1A   | 1B |
|        |     | PAGE (12) :Change R244 to bead 120ohm, C324 to 22PF for EMI requirement.   | 14        | 1A   | 1B |
|        |     | PAGE (24) : Add PR88, PR35 for Adapter Voltage monitor   | 15        | 1A   | 1B |
|        |     | PAGE (17) : Reserve U25 for LVDS_VADJ option (support XP function key).  | 16        | 1A   | 1B |
|        |     | PAGE (25) : Reserve PC147,PC148,PC149,PC150,PC151,PC152 for power soft start   | 17        | 1A   | 1B |
|        |     | PAGE (21) : Change CN9 connector pin define to 40 pin  | 18        | 1A   | 1B |
|        |     | PAGE (17) : Change D1 footprint  | 19        | 1A   | 1B |
|        |     | PAGE (18) : Change HDMI CN11 connector PIN DEFINE  | 20        | 1A   | 1B |
|        |     | PAGE (22) : R176,RP7,RP8,L2,R138,R161,R377,R199,R251,R351,R213,R225,R211,R373,R357,R240,R212,R217,R175,R342,R155,R48,R59,R112,R111,R130,R131,R288,R284,R62,R91,R41,R134 replace by short pad | 21        | 1A   | 1B |
|        |     | PAGE (22) : R378,R68,R279,R12,RP17,RP15,RP16,RP14,RP13,RP12,RP11,RP10,RP9,R293,R8 replace by short pad   | 22        | 1A   | 1B |
|        |     | PAGE (22) : Change CN9 pin define. 40PINS  | 23        | 1A   | 1B |
|        |     | PAGE (30) : Change PL15 from 2.2uH to 1uH , PC145 change to unmounted , PR167 change to 1.54K , PC136 should be mounted for 3D hang up issue.  | 24        | 1A   | 1B |
|        |     | PAGE (09) : reserve C186,C149,C269,C247,C113,C342,C154,C135 for cost down  | 25        | 1A   | 1B |
|        |     |  | 26        | 1A   | 1B |
|        |     |  | 27        | 1A   | 1B |
|        |     |  | 28        | 1A   | 1B |
|        |     |  | 29        | 1A   | 1B |
|        |     |  | 30        | 1A   | 1B |

|             |                 |             |              |         |           |            |
|-------------|-----------------|-------------|--------------|---------|-----------|------------|
| DOC NO. 204 | PROJECT MODEL : | BU3         | APPROVED BY: | Mosy Li | DATE:     | 2009/04/27 |
|             | PART NUMBER:    | 31BU3MB0000 | DRAWING BY:  | Mosy Li | REVISION: | 1B         |



**Quanta Computer Inc.**  
PROJECT : BU3

Change list

Date: Monday, August 10, 2009 Sheet 32 of 33

**Power Tree Table**

