

Beyonce UMA Schematics Document

www.kythuatvitinh.com


uFCPGA Mobile Merom

Intel Crestline-GM + ICH8M

2008-02-21


REV : -2 (DELL:A00)

DBS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		Beyonce UMA
Size	Document Number	Rev
A3	COVER PAGE	-3
Date: Friday, February 22, 2008	Sheet 1 of 46	

Beyonce UMA Block Diagram

Project code: 91.4C301.001
 PCB P/N : 06253
 REVISION : -1



System DC/DC TPS51120 41	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW +5V_SUS +3.3V_SUS +3.3V_RTC_LDO
System DC/DC TPS51124 42	
+PWR_SRC	+1.05V_VCCP +1.5V_RUN
DDR2 DC/DC TPS51117 43	
+PWR_SRC	+1.8V_SUS
LDO TPS51100 43	
+1.8V_SUS	+0.9V_DDR_VTT V_DDR_MCH_REF
LDO SC339SKTRT 44	
+PWR_SRC	+1.25V_RUN

Battery Charger MAX8731 38	
INPUTS	OUTPUTS
+PWR_SRC	+VCHGR

CPU DC/DC ISL6260C 39,40	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

PCB LAYER	
L1: TOP	
L2: GND	
L3: Signal	
L4: Signal	
L5: VCC	
L6: Signal	
L7: GND	
L8: BOT	


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Beyonce UMA**


Size: A3 Document Number: **BLOCK DIAGRAM** Rev: -3

Date: Friday, March 07, 2008 Sheet 2 of 46

ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



CLOCK GEN CY28547

27M_SS/LCD96_100M SELECTION TABLE

BYTE 15 IO_VOUT[2,1,0]

bits S1	Bit4 S0	Spread Spectrum S(10)
0	0	-0.5%(Default)
0	1	-1.0%
1	0	-1.5%
1	1	-2.0%

Bit2 IO_VOUT2	Bit1 IO_VOUT1	Bit0 IO_VOUT0	IO_VOUT[2,1,0]
0	0	0	0.3V
0	0	1	0.4V
0	1	0	0.5V
0	1	1	0.6V
1	0	0	0.7V
1	0	1	0.8V(Default)
1	1	0	0.9V
1	1	1	1.0V

PIN34 FCTSEL1	0 UMA	1 DISC.
PIN43	DOT96T	27M_NonSpread
PIN44	DOT96C	27M_Spread
PIN47	LCD100/96T	SRCT_0
PIN48	LCD100/96C	SRCC_0

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

INTEL CRESTLINE STRAP PIN

* is Default setting

CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	Moby Dick	Calistoga *
CFG 7	DT/Transportable CPU	Mobile CPU *
CFG 9	Reserved Lane	Normal Operation *
CFG 10	Reserved	Mobility *
CFG 11	Calistoga *	Reserved
CFG 16 FSB Dynamic ODT	Disabled	Enabled *
CFG 18 VCC Select	1.05V *	1.5V
CFG 19 DMI Lane Reserved	Normal Operation*	Reserved Lane
CFG 20 PCIE/SDVO Select	Only PCIE or SDVO is operation *	PCIE and SDVO are operation simu
SDVO_CTRLDATA	No SDVO Device present *	SDVO Device present

	CFG[13:12]
LL	Reserved
LH	XOR Mode Enabled
HL	All Z Mode Enabled
HH	Normal Operation*

PCIE Routing ICH USB TABLE

LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	No use
LANE4	Express Card
LANE5	No use
LANE6	10/100 LOM

USB0	USB1
USB1	USB2
USB2	
USB3	
USB4	Biometric
USB5	Camera
USB6	Express Card
USB7	BT
USB8	
USB9	MINI Card WWAN

PCI ROUTING

	IDSEL	INT	REQ	GNT
1394/MediaCard	AD17	C D	1	1

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUIT	XOR Chain Entrance/PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

ICH_RSVE[tp3]	AZ DOUT ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIE port cofig bit1

A16 swap override strap		
PCI_GNT#3	low = A16 swap override enable	high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	DCT
1	1	LPC(Default)

integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH	
No Reboot Strap	
SPKR	LOW = Defaulte
	High=No Reboot

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUIT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOST	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



CLKREQ PULL HIGH




60ohm 100MHz
3000mA 0.05ohm DC



+CK_VDD_A
60ohm 100MHz
3000mA 0.05ohm DC

Place near C10





+CK_VDD_A
60ohm 100MHz
3000mA 0.05ohm DC



+CK_VDD_REF
60ohm 100MHz
3000mA 0.05ohm DC

Pull low to Decide
VTT_PWRGD Low active



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

ICS: 71.09333.A03 ICS9LPR333CKLFT
SB: 70216

PIN34	FCTSEL1	0 UMA	1 DISC.
PIN43	DOT96T	27M_NonSpread	
PIN44	DOT96C	27M_Spread	
PIN47	LCD100/96T	SRCT_0	
PIN48	LCD100/96C	SRCC_0	

PIN9	PIN39
PGMODE	DISCRIPTION
0	VTT_PWRGD#/PD
1	CKPWRGD/PD# (DEFAULT)

D85


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Beyonce UMA**

Size: **A3** Document Number: **CLK_GEN CY28547** Rev: **-3**

Date: Wednesday, February 27, 2008 Sheet 6 of 46

H_A# [3..35] 9



9 H_ADSTB#0

9 H_ADSTB#1

20 H_STPCLK#


20 H_INTR#


20 H_NMI#

20 H_SMI#


layout note: Zo = 55 ohm, 0.5" MAX for GTLREF

H_D# [0..63] 9





H_REF Decoupling Crestline
close Crestline 100 mil



H_SWING routing Trace width and Spacing use 10 / 20 mil

H_SWING Resistors and Capacitors close
Caliistoga 500 mil (MAX)

From Schematic Design Checklist v.1201
221 1% pull high 100
1% pull low

H_SCOMP and H_SCOMP# Resistors and Capacitors close Caliistoga 500 mil (MAX)
Zo=55ohms

H_RCOMP routing Trace width and Spacing use 10 / 20 mil

15 DDR_A_D[0..63] <<>> DDR_A_D[0..63]

U56D 4 OF 10

DDR A D0	AR43	SA_DQ0
DDR A D1	AW44	SA_DQ1
DDR A D2	BA45	SA_DQ2
DDR A D3	AY46	SA_DQ3
DDR A D4	AR41	SA_DQ4
DDR A D5	AR45	SA_DQ5
DDR A D6	AT42	SA_DQ6
DDR A D7	AW47	SA_DQ7
DDR A D8	BA45	SA_DQ8
DDR A D9	BF48	SA_DQ9
DDR A D10	BG47	SA_DQ10
DDR A D11	BJ45	SA_DQ11
DDR A D12	BB47	SA_DQ12
DDR A D13	BG50	SA_DQ13
DDR A D14	BH49	SA_DQ14
DDR A D15	BE45	SA_DQ15
DDR A D16	AW43	SA_DQ16
DDR A D17	BE44	SA_DQ17
DDR A D18	BG42	SA_DQ18
DDR A D19	BE40	SA_DQ19
DDR A D20	BE44	SA_DQ20
DDR A D21	BH45	SA_DQ21
DDR A D22	BG40	SA_DQ22
DDR A D23	BF40	SA_DQ23
DDR A D24	AR40	SA_DQ24
DDR A D25	AW40	SA_DQ25
DDR A D26	AT38	SA_DQ26
DDR A D27	AW36	SA_DQ27
DDR A D28	AW41	SA_DQ28
DDR A D29	AY41	SA_DQ29
DDR A D30	AV38	SA_DQ30
DDR A D31	AT38	SA_DQ31
DDR A D32	AV13	SA_DQ32
DDR A D33	AT13	SA_DQ33
DDR A D34	AW11	SA_DQ34
DDR A D35	AV11	SA_DQ35
DDR A D36	AU15	SA_DQ36
DDR A D37	AT11	SA_DQ37
DDR A D38	BA13	SA_DQ38
DDR A D39	BA11	SA_DQ39
DDR A D40	BE10	SA_DQ40
DDR A D41	BD10	SA_DQ41
DDR A D42	BD8	SA_DQ42
DDR A D43	AY9	SA_DQ43
DDR A D44	BG10	SA_DQ44
DDR A D45	AW9	SA_DQ45
DDR A D46	BD7	SA_DQ46
DDR A D47	BB9	SA_DQ47
DDR A D48	BB5	SA_DQ48
DDR A D49	AY7	SA_DQ49
DDR A D50	AT5	SA_DQ50
DDR A D51	AT7	SA_DQ51
DDR A D52	AY6	SA_DQ52
DDR A D53	BB7	SA_DQ53
DDR A D54	AR5	SA_DQ54
DDR A D55	AR8	SA_DQ55
DDR A D56	AR9	SA_DQ56
DDR A D57	AN3	SA_DQ57
DDR A D58	AM8	SA_DQ58
DDR A D59	AN10	SA_DQ59
DDR A D60	AT9	SA_DQ60
DDR A D61	AN9	SA_DQ61
DDR A D62	AM9	SA_DQ62
DDR A D63	AN11	SA_DQ63

DDR SYSTEM MEMORY A

SA_BS0	SA_BS1	SA_BS2
SA_CAS#	SA_DM0	SA_DM1
SA_DM2	SA_DM3	SA_DM4
SA_DM5	SA_DM6	SA_DM7
SA_DQS0	SA_DQS1	SA_DQS2
SA_DQS3	SA_DQS4	SA_DQS5
SA_DQS6	SA_DQS7	SA_DQS#0
SA_DQS#1	SA_DQS#2	SA_DQS#3
SA_DQS#4	SA_DQS#5	SA_DQS#6
SA_DQS#7	SA_MA0	SA_MA1
SA_MA2	SA_MA3	SA_MA4
SA_MA5	SA_MA6	SA_MA7
SA_MA8	SA_MA9	SA_MA10
SA_MA11	SA_MA12	SA_MA13
SA_MA14	SA_RAS#	SA_RCVEN#
SA_WE#		

BB19	DDR A BS0	DDR A BS[0..2]
BK19	DDR A BS1	DDR A BS[0..2]
BF29	DDR A BS2	DDR A BS[0..2]
BL17	DDR A CAS#	DDR A CAS# 15
AT45	DDR A DM0	DDR A DM[0..7]
BD44	DDR A DM1	DDR A DM[0..7]
BD42	DDR A DM2	DDR A DM[0..7]
AW38	DDR A DM3	DDR A DM[0..7]
AW13	DDR A DM4	DDR A DM[0..7]
BG8	DDR A DM5	DDR A DM[0..7]
AY5	DDR A DM6	DDR A DM[0..7]
AN6	DDR A DM7	DDR A DM[0..7]
AT46	DDR A DQS0	DDR A DQS[0..7]
BE48	DDR A DQS1	DDR A DQS[0..7]
BB43	DDR A DQS2	DDR A DQS[0..7]
BC37	DDR A DQS3	DDR A DQS[0..7]
BB16	DDR A DQS4	DDR A DQS[0..7]
BH6	DDR A DQS5	DDR A DQS[0..7]
BB2	DDR A DQS6	DDR A DQS[0..7]
AP3	DDR A DQS7	DDR A DQS[0..7]
AT47	DDR A DQS#0	DDR A DQS#[0..7]
BD47	DDR A DQS#1	DDR A DQS#[0..7]
BC41	DDR A DQS#2	DDR A DQS#[0..7]
BA37	DDR A DQS#3	DDR A DQS#[0..7]
BA16	DDR A DQS#4	DDR A DQS#[0..7]
BH7	DDR A DQS#5	DDR A DQS#[0..7]
BC1	DDR A DQS#6	DDR A DQS#[0..7]
AP2	DDR A DQS#7	DDR A DQS#[0..7]
BJ19	DDR A MA0	DDR A MA[0..14]
BD20	DDR A MA1	DDR A MA[0..14]
BK27	DDR A MA2	DDR A MA[0..14]
BH28	DDR A MA3	DDR A MA[0..14]
BJ24	DDR A MA4	DDR A MA[0..14]
BK28	DDR A MA5	DDR A MA[0..14]
BJ27	DDR A MA6	DDR A MA[0..14]
BJ25	DDR A MA7	DDR A MA[0..14]
BL28	DDR A MA8	DDR A MA[0..14]
BA28	DDR A MA9	DDR A MA[0..14]
BC19	DDR A MA10	DDR A MA[0..14]
BE28	DDR A MA11	DDR A MA[0..14]
BG30	DDR A MA12	DDR A MA[0..14]
BJ16	DDR A MA13	DDR A MA[0..14]
BJ29	DDR A MA14	DDR A MA[0..14]
BE18	DDR A RAS#	DDR A RAS# 15
AY20	M_A_RCVEN#	TP6
BA19	DDR A WE#	DDR A WE# 15



CRESTLINE-GP-U-1111.CREST.00U

16 DDR_B_D[0..63] <<>> DDR_B_D[0..63]

U56E 5 OF 10

DDR B D0	AP49	SB_DQ0
DDR B D1	AR51	SB_DQ1
DDR B D2	AW50	SB_DQ2
DDR B D3	AW51	SB_DQ3
DDR B D4	AN51	SB_DQ4
DDR B D5	AN50	SB_DQ5
DDR B D6	AV50	SB_DQ6
DDR B D7	AV49	SB_DQ7
DDR B D8	BA50	SB_DQ8
DDR B D9	BB50	SB_DQ9
DDR B D10	BA49	SB_DQ10
DDR B D11	BE50	SB_DQ11
DDR B D12	BA51	SB_DQ12
DDR B D13	AY49	SB_DQ13
DDR B D14	BE50	SB_DQ14
DDR B D15	BE49	SB_DQ15
DDR B D16	BJ50	SB_DQ16
DDR B D17	BJ44	SB_DQ17
DDR B D18	BJ43	SB_DQ18
DDR B D19	BJ43	SB_DQ19
DDR B D20	BK47	SB_DQ20
DDR B D21	BK49	SB_DQ21
DDR B D22	BK43	SB_DQ22
DDR B D23	BK42	SB_DQ23
DDR B D24	BJ41	SB_DQ24
DDR B D25	BJ41	SB_DQ25
DDR B D26	BJ37	SB_DQ26
DDR B D27	BJ36	SB_DQ27
DDR B D28	BK41	SB_DQ28
DDR B D29	BJ40	SB_DQ29
DDR B D30	BJ35	SB_DQ30
DDR B D31	BK37	SB_DQ31
DDR B D32	BK13	SB_DQ32
DDR B D33	BE11	SB_DQ33
DDR B D34	BK11	SB_DQ34
DDR B D35	BC11	SB_DQ35
DDR B D36	BC13	SB_DQ36
DDR B D37	BE12	SB_DQ37
DDR B D38	BC12	SB_DQ38
DDR B D39	BG12	SB_DQ39
DDR B D40	BJ10	SB_DQ40
DDR B D41	BL9	SB_DQ41
DDR B D42	BK5	SB_DQ42
DDR B D43	BL5	SB_DQ43
DDR B D44	BK9	SB_DQ44
DDR B D45	BK10	SB_DQ45
DDR B D46	BJ8	SB_DQ46
DDR B D47	BJ6	SB_DQ47
DDR B D48	BF4	SB_DQ48
DDR B D49	BH5	SB_DQ49
DDR B D50	BG1	SB_DQ50
DDR B D51	BC2	SB_DQ51
DDR B D52	BK3	SB_DQ52
DDR B D53	BE4	SB_DQ53
DDR B D54	BD3	SB_DQ54
DDR B D55	BJ2	SB_DQ55
DDR B D56	BA3	SB_DQ56
DDR B D57	BB3	SB_DQ57
DDR B D58	AR1	SB_DQ58
DDR B D59	AT3	SB_DQ59
DDR B D60	AY2	SB_DQ60
DDR B D61	AY3	SB_DQ61
DDR B D62	AU2	SB_DQ62
DDR B D63	AT2	SB_DQ63

DDR SYSTEM MEMORY B



CRESTLINE-GP-U-1111.CREST.00U

16 DDR_B_BS[0..2] <<>> DDR_B_BS[0..2]

SB_BS0	SB_BS1	SB_BS2
SB_CAS#	SB_DM0	SB_DM1
SB_DM2	SB_DM3	SB_DM4
SB_DM5	SB_DM6	SB_DM7
SB_DQS0	SB_DQS1	SB_DQS2
SB_DQS3	SB_DQS4	SB_DQS5
SB_DQS6	SB_DQS7	SB_DQS#0
SB_DQS#1	SB_DQS#2	SB_DQS#3
SB_DQS#4	SB_DQS#5	SB_DQS#6
SB_DQS#7	SB_MA0	SB_MA1
SB_MA2	SB_MA3	SB_MA4
SB_MA5	SB_MA6	SB_MA7
SB_MA8	SB_MA9	SB_MA10
SB_MA11	SB_MA12	SB_MA13
SB_MA14	SB_RAS#	SB_RCVEN#
SB_WE#		

AY17	DDR B BS0	DDR B BS[0..2]
BG18	DDR B BS1	DDR B BS[0..2]
BG36	DDR B BS2	DDR B BS[0..2]
BE17	DDR B CAS#	DDR B CAS# 16
AR50	DDR B DM0	DDR B DM[0..7]
BD49	DDR B DM1	DDR B DM[0..7]
BK45	DDR B DM2	DDR B DM[0..7]
BL39	DDR B DM3	DDR B DM[0..7]
BH12	DDR B DM4	DDR B DM[0..7]
BJ7	DDR B DM5	DDR B DM[0..7]
BF3	DDR B DM6	DDR B DM[0..7]
AW2	DDR B DM7	DDR B DM[0..7]
AT50	DDR B DQS0	DDR B DQS[0..7]
BD50	DDR B DQS1	DDR B DQS[0..7]
BK46	DDR B DQS2	DDR B DQS[0..7]
BK39	DDR B DQS3	DDR B DQS[0..7]
BJ12	DDR B DQS4	DDR B DQS[0..7]
BL7	DDR B DQS5	DDR B DQS[0..7]
BE2	DDR B DQS6	DDR B DQS[0..7]
AV2	DDR B DQS7	DDR B DQS[0..7]
AU50	DDR B DQS#0	DDR B DQS#[0..7]
BC50	DDR B DQS#1	DDR B DQS#[0..7]
BL45	DDR B DQS#2	DDR B DQS#[0..7]
BK38	DDR B DQS#3	DDR B DQS#[0..7]
BK12	DDR B DQS#4	DDR B DQS#[0..7]
BK7	DDR B DQS#5	DDR B DQS#[0..7]
BF2	DDR B DQS#6	DDR B DQS#[0..7]
AV3	DDR B DQS#7	DDR B DQS#[0..7]
BC18	DDR B MA0	DDR B MA[0..14]
BG28	DDR B MA1	DDR B MA[0..14]
BG25	DDR B MA2	DDR B MA[0..14]
AW17	DDR B MA3	DDR B MA[0..14]
BF25	DDR B MA4	DDR B MA[0..14]
BF25	DDR B MA5	DDR B MA[0..14]
BA29	DDR B MA6	DDR B MA[0..14]
BC28	DDR B MA7	DDR B MA[0..14]
AY28	DDR B MA8	DDR B MA[0..14]
BD37	DDR B MA9	DDR B MA[0..14]
BG17	DDR B MA10	DDR B MA[0..14]
BF37	DDR B MA11	DDR B MA[0..14]
BA39	DDR B MA12	DDR B MA[0..14]
BC13	DDR B MA13	DDR B MA[0..14]
BE24	DDR B MA14	DDR B MA[0..14]
AV16	DDR B RAS#	DDR B RAS# 16
AY18	M_B_RCVEN#	TP5
BC17	DDR B WE#	DDR B WE# 16


DB5

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **Beyonce UMA**

Size: **A3** Document Number: **GMCH-DDR (3/6)** Rev: **-3**


Date: **Wednesday, February 27, 2008** Sheet: **11** of **46**




Supply	Signal Group	Icc-max
+1.05V_VCCP	VCC	7.7A
+1.05V_VCCP	VCC_NCTF	A
+1.05V_VCCP	VTT	0.85A
+1.05V_VCCP	VCC_PEG	1.2A
+1.05V_VCCP	VCC_RXR_DMI	0.25A
+1.05V_VCCP	VCC_ATX	84.15mA
+1.8V_SUS	VCC_SM	2.4A
+1.8V_SUS	VCC_SM_CK	0.2A
+1.25V_RUN	VCCA_HPLL	0.05A
+1.25V_RUN	VCCA_MPLL	0.15A
+1.25V_RUN	VCCA_SM	0.735A (667MHz)
+1.25V_RUN	VCCA_SM_NCTF	A (667MHz)
+1.25V_RUN	VCCA_SM_CK	0.015A
+1.25V_RUN	VCCD_HPLL	0.25A
+1.25V_RUN	VCCA_AXD	0.2A
+1.25V_RUN	VCCA_AXD_NCTF	A
+1.25V_RUN	VCCA_PEG_PLL	0.1A
+1.25V_RUN	VCCA_PEG_PLL / VCCD_PEG_PLL	
+1.25V_RUN	VCCA_AXF	0.35A
+1.25V_RUN	VCCA_DMI	0.1A
+1.5V_RUN	VCCD_TVDAC	0.06A
+3.3V_RUN	VCCA_PEG_BG	0.005A
+3.3V_RUN	VCC_HV	0.1A



FOR VCC AXM NCTF AND VCC AXM



FOR VCC SM




POWER

POWER

Latout notice
Inside GMCH cavity for VCC_AGX

- AW45 VCCSM LF1
- BC39 VCCSM LF2
- BE39 VCCSM LF3
- BD17 VCCSM LF4
- BD4 VCCSM LF5
- AV8 VCCSM LF6
- AT6 VCCSM LF7





DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Beyonce UMA**

Size: **A3** Document Number: **GMCH-GND/LVDA/VGA (6/6)** Rev: **-3**


Date: Wednesday, February 27, 2008 Sheet 14 of 46

11 DDR_A_MA[0..14] <<> DDR_A_MA[0..14]


DDR_A_MA0	102	DM2
DDR_A_MA1	101	A0
DDR_A_MA2	100	A1
DDR_A_MA3	99	A2
DDR_A_MA4	98	A3
DDR_A_MA5	97	A4
DDR_A_MA6	96	A5
DDR_A_MA7	94	A6
DDR_A_MA8	93	A7
DDR_A_MA9	91	A8
DDR_A_MA10	105	A10/AP
DDR_A_MA11	90	A11
DDR_A_MA12	89	A12
DDR_A_MA13	116	A13
DDR_A_MA14	86	A14
DDR_A_BS2	85	A15
DDR_A_BS0	107	BA0
DDR_A_BS1	106	BA1
DDR_A_D0	5	DO0
DDR_A_D1	7	DO1
DDR_A_D2	17	DO2
DDR_A_D3	19	DO3
DDR_A_D4	4	DO4
DDR_A_D5	6	DO5
DDR_A_D6	14	DO6
DDR_A_D7	16	DO7
DDR_A_D8	23	DO8
DDR_A_D9	25	DO9
DDR_A_D10	35	DO10
DDR_A_D11	37	DO11
DDR_A_D12	32	DO12
DDR_A_D13	22	DO13
DDR_A_D14	36	DO14
DDR_A_D15	38	DO15
DDR_A_D16	43	DO16
DDR_A_D17	45	DO17
DDR_A_D18	57	DO18
DDR_A_D19	55	DO19
DDR_A_D20	44	DO20
DDR_A_D21	46	DO21
DDR_A_D22	56	DO22
DDR_A_D23	58	DO23
DDR_A_D24	61	DO24
DDR_A_D25	63	DO25
DDR_A_D26	73	DO26
DDR_A_D27	75	DO27
DDR_A_D28	62	DO28
DDR_A_D29	64	DO29
DDR_A_D30	74	DO30
DDR_A_D31	123	DO31
DDR_A_D32	123	DO32
DDR_A_D33	125	DO33
DDR_A_D34	135	DO34
DDR_A_D35	137	DO35
DDR_A_D36	124	DO36
DDR_A_D37	126	DO37
DDR_A_D38	134	DO38
DDR_A_D39	136	DO39
DDR_A_D40	141	DO40
DDR_A_D41	143	DO41
DDR_A_D42	151	DO42
DDR_A_D43	153	DO43
DDR_A_D44	142	DO44
DDR_A_D45	140	DO45
DDR_A_D46	152	DO46
DDR_A_D47	154	DO47
DDR_A_D48	157	DO48
DDR_A_D49	159	DO49
DDR_A_D50	173	DO50
DDR_A_D51	175	DO51
DDR_A_D52	158	DO52
DDR_A_D53	160	DO53
DDR_A_D54	174	DO54
DDR_A_D55	176	DO55
DDR_A_D56	179	DO56
DDR_A_D57	181	DO57
DDR_A_D58	188	DO58
DDR_A_D59	191	DO59
DDR_A_D60	180	DO60
DDR_A_D61	182	DO61
DDR_A_D62	192	DO62
DDR_A_D63	194	DO63
DDR_A_DQS#0	11	/DQS0
DDR_A_DQS#1	29	/DQS1
DDR_A_DQS#2	49	/DQS2
DDR_A_DQS#3	68	/DQS3
DDR_A_DQS#4	129	/DQS4
DDR_A_DQS#5	146	/DQS5
DDR_A_DQS#6	167	/DQS6
DDR_A_DQS#7	186	/DQS7
DDR_A_DQS0	13	DQS0
DDR_A_DQS1	31	DQS1
DDR_A_DQS2	51	DQS2
DDR_A_DQS3	70	DQS3
DDR_A_DQS4	131	DQS4
DDR_A_DQS5	148	DQS5
DDR_A_DQS6	169	DQS6
DDR_A_DQS7	188	DQS7
M_ODT0	114	ODT0
M_ODT1	119	ODT1
VREF	1	VREF
GND	202	GND

REVERSE TYPE High 5.2 mm

/RAS	108	DDR_A_RAS#	<<> DDR_A_RAS# 11
/WE	109	DDR_A_WE#	<<> DDR_A_WE# 11
/CAS	113	DDR_A_CAS#	<<> DDR_A_CAS# 11
/CS0	110	DDR_CS0_DIMMA#	<<> DDR_CS0_DIMMA# 10
/CS1	115	DDR_CS1_DIMMA#	<<> DDR_CS1_DIMMA# 10
CKE0	79	DDR_CKE0_DIMMA	<<> DDR_CKE0_DIMMA 10
CKE1	80	DDR_CKE1_DIMMA	<<> DDR_CKE1_DIMMA 10
CK0	30	M_CLK_DDR0	<<> M_CLK_DDR0 10
/CK0	32	M_CLK_DDR#0	<<> M_CLK_DDR#0 10
CK1	164	M_CLK_DDR1	<<> M_CLK_DDR1 10
/CK1	166	M_CLK_DDR#1	<<> M_CLK_DDR#1 10
DM0	10	DDR_A_DM0	<<> DDR_A_DM[0..7] 11
DM1	26	DDR_A_DM1	
DM2	67	DDR_A_DM2	
DM3	62	DDR_A_DM3	
DM4	130	DDR_A_DM4	
DM5	147	DDR_A_DM5	
DM6	170	DDR_A_DM6	
DM7	185	DDR_A_DM7	
SDA	195	MEM_SDATA	<<> MEM_SDATA 16,22,27
SCL	197	MEM_SCLK	<<> MEM_SCLK 16,22,27
VDDSPD	199		+3.3V_RUN
SA0	198	DDR_SEL_A0	R1133
SA1	200	DDR_SEL_A1	R1140
NC#50	50	PM_EXTTTS#0	<<> PM_EXTTTS#0 10
NC#69	69		-1:70521
NC#93	83		
NC#120	120		
NC#163/TEST	163		
VDD	81		+1.8V_SUS
VDD	82		
VDD	87		+0.9V_DDR_VTT
VDD	88		
VDD	95		
VDD	103		
VDD	104		
VDD	111		
VDD	112		
VDD	117		
VDD	118		
VSS	3		
VSS	8		
VSS	9		
VSS	12		
VSS	15		
VSS	18		
VSS	21		
VSS	24		
VSS	27		
VSS	28		
VSS	33		
VSS	34		
VSS	39		
VSS	40		
VSS	41		
VSS	42		
VSS	47		
VSS	48		
VSS	53		
VSS	54		
VSS	59		
VSS	65		
VSS	66		
VSS	71		
VSS	77		
VSS	78		
VSS	121		
VSS	122		
VSS	127		
VSS	128		
VSS	132		
VSS	133		
VSS	138		
VSS	139		
VSS	144		
VSS	145		
VSS	149		
VSS	150		
VSS	155		
VSS	156		
VSS	161		
VSS	162		
VSS	165		
VSS	169		
VSS	171		
VSS	172		
VSS	177		
VSS	178		
VSS	183		
VSS	184		
VSS	187		
VSS	190		
VSS	193		
VSS	196		
GND	201		




071004 modify del TC6





DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Beyonce UMA**
DDR2-SODIMM1

Size: A3 Document Number: Rev: -3
 Date: Wednesday, February 27, 2008 Sheet: 15 of 46




REVERSE TYPE High 9.2 mm



Please close to the DIMM Slot

Please use One Capacitor close to every Two pull-up Resistors




M_CKE[3:2] and M_CS[3:2]# pull-up Resistors close DIMM Slot 1300 mil (MAX)

Others pull-up Resistors close DIMM slot 750 mil (MAX)

DB5



Title		
Beyonce UMA		
Size	Document Number	Rev
Custom	DDR2-SODIMM2	-3
Date: Wednesday, February 27, 2008	Sheet 16 of 46	



LAYOUT must support connectors from JAE, Molex, and Acon




SPDIF: Stuff
R1123, R1113, R1115, R1117

DB5






		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Beyonce UMA	
Title	SII 1932		Rev
Size	Document Number	-1	
Date: Wednesday, February 27, 2008	Sheet	17	of 46

Setting R,G,B trace impedance to 50 ohm.

14 VGA_RED
14 VGA_GRN
14 VGA_BLU












CRT conn.





HDMI CONN








CLK_ICH 48M and CLK_ICH 14M EMI Mode
Place close to ICH8-M



ICH8-Strap PIN

No Reboot Strap	
ICH_SPKR	LOW = Default
	High=No Reboot



SSID = THERMAL

C276 Please Close to Guardian

Place near the bottom SODIMM CONN

REM_DIODE1_N and REM_DIODE1_P routing Trace width and Spacing use 10 / 10 mil
Place inside CPU socket


C300 Please close to Guardian

REM_DIODE4_N and REM_DIODE4_P routing Trace width and Spacing use 10 / 10 mil

Thermal sensor for Mini Card should be placed TOP Side under WWAN CARD


H_THERMDA and H_THERMDC routing Trace width and Spacing use 10 / 10 mil

C260 Please Close to Guardian



Note :
 $VSET = (T_p - 70) / 21$
 $3.3 * (R411 / R406 + R411) = (T_p - 70) / 21$
 Where $T_p = 70$ to 101 degrees C
 T_p set at 88 degrees C
 Guardian temp tolerance = ± 3 degrees C

Version B: 74.04001.A73



should be placed BOT DIMM


C916, C459, C472 Please Close to Guardian

CPU THERMALTRIP

MCH THERMALTRIP



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Core Power Decoupling

REGSEN12 and REGSEN25 should be routed using a trace from the load (PNP) back to the controller. Do not use a direct connection to the power plane.
Use 8mils trace width for these signals

Place crystal less than 0.75" (~1.9cm) from LAN Controller

Layout Note:
PNP Q64 and Q61 needs 0.5 inch by 0.5 inch thermal relief pad.

LAN CONN




Yellow LED:TX/RX
 Orange LED:Speed 100
 Green LED:Speed 10

Version A2: 71.05906.B03

-1:70509

SSID = 1394

600ohm 100MHz
200mA 0.5ohm DC



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **Beyonce UMA**

Size: **A3** Document Number: **1394 R5C833** Rev: **-3**



Date: Wednesday, February 27, 2008 Sheet 28 of 46

SSID = 1394



Card Reader CONN




SNIFFER BOARD CONN



SB:70130





These 1394 signals are high speed differential pairs and must be kept equal length with a differential impedance (Zo) of 110 ohms.



Place these parts near U20 (R5C833) Circuit area: As small as possible

Bluetooth Module conn.






DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Beyonce UMA**

Size: **A3** Document Number: **KBC MEC5025/DEBUG CONN** Rev: **-3**








Date: Wednesday, February 27, 2008 Sheet 32 of 46

Board ID Straps





BID1	BID0	Board Rev.
0	0	ENG1 (M00)
0	1	ENG2 (X00)
1	0	ENG3 (X01)
1	1	ENG4 (X02)
0	0	RAMP (A00)

BID2:
 0: Intel CPU + Intel Chipset
 1: Intel CPU + ATI Chipset



VGA IDENTITY
 1= Discrete GFX
 0=UMA










MEDID BD ID
 0= CYPRESS
 1=Synaptics

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Beyonce UMA**

Size: **A3** Document Number: **SIO ECE5011/SPI ROM** Rev: **-3**

Date: Wednesday, February 27, 2008 Sheet 33 of 46








DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title: **Beyonce UMA**

Size: **A3** Document Number: **SIO ECE1077/KB CONN/TP** Rev: **-3**

Date: Wednesday, February 27, 2008 Sheet 34 of 46







TO LED Board CONN





LED Placement

POWER HDD BATTERY
LED1 LED2 LED3



CONNECT TO THE LED Board

Everylight:83.01221.I70










DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Beyonce UMA**

Size: **A3** Document Number: **LED BD/Capacity Button BD** Rev: **-3**

Date: Wednesday, February 27, 2008 Sheet 35 of 46




D85

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Beyonce UMA**

Size: A3	Document Number: Power Plane Enable	Rev: -3
Date: Wednesday, February 27, 2008	Sheet: 37	of: 46


Adapter In



Reserved for EMI
+DC_IN
Place near DCIN1



CHARGER Board CONN



D85

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
Beyonce UMA


Size A3 Document Number
DCIN/USB/CIR/CHARGER CONN

Date: Wednesday, February 27, 2008 Sheet 38 of 46


Rev -3

Thermal Design = 35.2A
 Peak Current [Ipeak] = 44A
 OCP design = 1.2 * Ipeak

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 0.45UH ETQP4LR45XFC/ 68.R4510.10A
 O/P cap: 330U 2V EESX0D331XE/ 79.33719.20L
 H/S: SI7392DP/ POWERPAK-8/ 16.5mOhm/ 4.5Vgs/ 84.07392.A37
 L/S: SI7336ADP/ POWERPAK-8/ 4mOhm/ 4.5Vgs/ 84.07336.B37



D85





Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Beyonce UMA**


Size: **A3** Document Number: **Rev -3**

Date: **Wednesday, February 27, 2008** Sheet **39** of **46**



DB5

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Beyonce UMA			
Size	Document Number	Rev	
A3		-3	
Date: Wednesday, February 27, 2008		Sheet	46



Design Current = 4.66A
 OCP design > 6.65A


Design Current = 8.53A
 OCP design > 12.12A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 3.3UH MPL73-3R3 Delta 6Arms 13.5Apeak / 68.3R310.10U
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
 O/P cap: 220U6.3V 6TPE220M 25mOhm 2.4Arms/ 77.22271.17L
 H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37
 L/S: FDS8896 SO-8/ 7.3mOhm/ 4.5Vgs/ 84.08896.037

$V_{out} = 1V * (R1 + R2) / R2$

	GND	VREF2	FLXON1	V5FILF
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 2870k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VR203 ON

15V




DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **Beyonce UMA**



Size: **A3** Document Number: **DCDC 5V/3V** Rev: **-3**

Date: Wednesday, February 27, 2008 Sheet: 41 of 46



$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out})/V_{in})$
 I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
 O/P cap: 220U 2V EEFSX0D221ER 9mOhm 3Arms Panasonic/ 79.22719.2PL
 H/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 15mOhm/ 4.5Vgs/ 84.06690.E37

Design Current = 6.0A
 OCP design > 6.8A
 Included 1.25V LDO(3.02A)



Design Current= 12.2A
 OCP design > 15A

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2


$V_{out} = 0.758V * (R1+R2)/R2$ --> PWM mode
 $V_{out} = 0.764V * (R1+R2)/R2$ --> Skip Mode

DB5

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **Beyonce UMA**
 Size: **A3** Document Number: **DCDC 1.5V/1.05V** Rev: **-3**
 Date: Wednesday, February 27, 2008 Sheet 42 of 46

Design Current = 8.64A
 OCP design = 12.34A



$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UH M MPL73-1R5 Delta 9Arms 18Apeak / 68.1R510.10I
 O/P cap: 220U 4V 4TPE220MF 15mOhm 3.1Arms/ 77.22271.161
 H/S & L/S: FDS8884 SO-8/ 30mOhm/ 4.5Vgs/ 84.08884.037
 L/S: FDS8896 SO-8/ 7.3mOhm/ 4.5Vgs/ 84.08896.037
 Ton = 200KOhm --> 330KHz




DB5



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Beyonce UMA**





Size: A3	Document Number: DCDC 1.8V/0.9V	Rev: -3
Date: Wednesday, February 27, 2008	Sheet: 43	of: 46



www.kythuratvinh.com



SW3 - 34.43E25.001
 SW9 - 34.49Q02.001
 SW5 - 34.34T31.001 (Only for UMA)
 others-34.45T31.001



H12, H16: 34.45X06.001
 H8: 34.4A908.001
 H27: 34.47M04.001
 H26: 34.4G901.001
 H21: 34.4C401.001

