

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVPtp3	AZ DOUT ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation(default)
1	1	Set PCIe port config bit1

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	DCT
1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5	
SM_INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4
CFG 8 Low Power PCI Express	Normal	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode(Lanes number in order)
CFG 16 FSB Dynamic ODT	Disabled	Enabled
CFG 19 DMI Lane Reserved	Normal Operation	Reserved Lane
CFG 20 Concurrent SDVO/PCIe	Only PCIe or SDVO is operation	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13	Reserved	
LL(00)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Table of Content**

Size A3 Document Number **Pamirs-Discrete** Rev **SA**

Date: Wednesday, November 01, 2006 Sheet 2 of 47



Design Note:

1. All of Input pin didn't have internal pull up resistor.
2. Clock Request (CR) function are enable by registers.
3. CY28548 integrated serial resistor of differential clock, so put 0 ohm serial resistor in the schematic.

FS_C	FS_B	FS_A	CPU
1	0	1	100M
0	0	1	133M
0	1	0	200M
0	1	1	166M

27_SEL	PIN 20	PIN 21	PIN 24	PIN 25
0	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1	SRCT0	SRCC0	27M_NSS	27M_SS


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock generator CY28548**



Size: A3 Document Number: **Pamirs-Discrete** Rev: **SC**

Date: Tuesday, December 19, 2006 Sheet 3 of 47




original value: BGA479-SKT6-GPU1

layout note: Zo = 55 ohm, 0.5" MAX for GTLREF



0630 Connector Vendor : SmaTec
Part Number : QSH-030-01-F-D-TR

layout note : Change R237 to 649 ohm if using XTP to ITP adapter



<Core Design>


Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Meron(1/3)-AGTL+XDP**

Size: Custom Document Number: **Pamirs-Discrete** Rev: **SC**

Date: Tuesday, December 19, 2006 Sheet 4 of 47

7 H_D#(0..63) <<>>




BGA479-SKT6-GPU3

PLACE C173 close to the TEST4 PIN, make sure TEST3,TEST4,TEST5 trace routing is reference to GND and away other noisy signals


CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0

Resistor Placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.


Close to CPU pin AD26 Z0=55 ohm with in 500mils.



VCC_CORE_S0



BGA479-SKT6-GPU3



Close to CPU pin within 500mils

layout note: place C3 near PIN B26

Length match within 25 mils. The trace width/space/other is 20/7/25.




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Merion(2/3)-AGTL+/PWR**


Size A3 Document Number Pamirs-Discrete Rev **SC**

Date: Tuesday, December 19, 2006 Sheet 5 of 47






Mid Frequncd Decoupling






FOR Calero: 80.6 ohm
Crestline: 20 ohm



CFG[17:3] have internal pull up
CFG[19:18] have internal pull down

From Astro demo schematic

Layout note :
Route H_SCOMP and H_SCOMP# with trace width, spacing and impedance (55 ohm) same as FSBB data traces



Layout Note :
Place C151 near pin B3 of NB

<Core Design>

33.34.4

緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CRESTLINE(1/6)-AGTL+/DMI/DDR2
Size	Document Number
Customer	Pamirs-Discrete
Date	Monday, December 11, 2006
Sheet	7
Rev	SA

<< >> DDR_A_D[0..63] 13
 << >> DDR_A_BS[0..2] 13
 << >> DDR_A_DM[0..7] 13
 << >> DDR_A_DQS[0..7] 13
 << >> DDR_A_DQS#[0..7] 13
 << >> DDR_A_MA[0..13] 13

<< >> DDR_B_D[0..63] 14
 << >> DDR_B_BS[0..2] 14
 << >> DDR_B_DM[0..7] 14
 << >> DDR_B_DQS[0..7] 14
 << >> DDR_B_DQS#[0..7] 14
 << >> DDR_B_MA[0..13] 14

U23D 4 OF 10

DDR A D0	AR43	SA_DQ0
DDR A D1	AW44	SA_DQ1
DDR A D2	BA45	SA_DQ2
DDR A D3	AY46	SA_DQ3
DDR A D4	AR41	SA_DQ4
DDR A D5	AR45	SA_DQ5
DDR A D6	AT42	SA_DQ6
DDR A D7	AW47	SA_DQ7
DDR A D8	BB45	SA_DQ8
DDR A D9	BF48	SA_DQ9
DDR A D10	BG47	SA_DQ10
DDR A D11	BJ45	SA_DQ11
DDR A D12	BB47	SA_DQ12
DDR A D13	BG50	SA_DQ13
DDR A D14	BH49	SA_DQ14
DDR A D15	BE45	SA_DQ15
DDR A D16	AW43	SA_DQ16
DDR A D17	BF44	SA_DQ17
DDR A D18	BG42	SA_DQ18
DDR A D19	BF40	SA_DQ19
DDR A D20	BF44	SA_DQ20
DDR A D21	BH45	SA_DQ21
DDR A D22	BG40	SA_DQ22
DDR A D23	BF40	SA_DQ23
DDR A D24	AR40	SA_DQ24
DDR A D25	AW40	SA_DQ25
DDR A D26	AT39	SA_DQ26
DDR A D27	AW36	SA_DQ27
DDR A D28	AW41	SA_DQ28
DDR A D29	AY41	SA_DQ29
DDR A D30	AY38	SA_DQ30
DDR A D31	AT38	SA_DQ31
DDR A D32	AV13	SA_DQ32
DDR A D33	AT13	SA_DQ33
DDR A D34	AW11	SA_DQ34
DDR A D35	AV11	SA_DQ35
DDR A D36	AU15	SA_DQ36
DDR A D37	AT11	SA_DQ37
DDR A D38	BA13	SA_DQ38
DDR A D39	BA11	SA_DQ39
DDR A D40	BE10	SA_DQ40
DDR A D41	BD10	SA_DQ41
DDR A D42	BD8	SA_DQ42
DDR A D43	AY9	SA_DQ43
DDR A D44	BG10	SA_DQ44
DDR A D45	AW9	SA_DQ45
DDR A D46	BD7	SA_DQ46
DDR A D47	BB9	SA_DQ47
DDR A D48	BB5	SA_DQ48
DDR A D49	AY7	SA_DQ49
DDR A D50	AT5	SA_DQ50
DDR A D51	AT7	SA_DQ51
DDR A D52	AY6	SA_DQ52
DDR A D53	BB7	SA_DQ53
DDR A D54	AR5	SA_DQ54
DDR A D55	AR8	SA_DQ55
DDR A D56	AR9	SA_DQ56
DDR A D57	AN3	SA_DQ57
DDR A D58	AM8	SA_DQ58
DDR A D59	AN10	SA_DQ59
DDR A D60	AT9	SA_DQ60
DDR A D61	AN9	SA_DQ61
DDR A D62	AM9	SA_DQ62
DDR A D63	AN11	SA_DQ63

SA_BS0	BB19	DDR A BS0
SA_BS1	BK19	DDR A BS1
SA_BS2	BF29	DDR A BS2
SA_CAS#	BL17	DDR A CAS# >>> DDR_A_CAS# 13
SA_DM0	AT45	DDR A DM0
SA_DM1	BD44	DDR A DM1
SA_DM2	BD42	DDR A DM2
SA_DM3	AW38	DDR A DM3
SA_DM4	AW13	DDR A DM4
SA_DM5	BG8	DDR A DM5
SA_DM6	AY5	DDR A DM6
SA_DM7	AN6	DDR A DM7
SA_DQS0	AT46	DDR A DQS0
SA_DQS1	BE48	DDR A DQS1
SA_DQS2	BB43	DDR A DQS2
SA_DQS3	BC37	DDR A DQS3
SA_DQS4	BB16	DDR A DQS4
SA_DQS5	BH6	DDR A DQS5
SA_DQS6	BB2	DDR A DQS6
SA_DQS7	AP3	DDR A DQS7
SA_DQS#0	AT47	DDR A DQS#0
SA_DQS#1	BD47	DDR A DQS#1
SA_DQS#2	BC41	DDR A DQS#2
SA_DQS#3	CB437	DDR A DQS#3
SA_DQS#4	CB416	DDR A DQS#4
SA_DQS#5	CBH7	DDR A DQS#5
SA_DQS#6	CB1	DDR A DQS#6
SA_DQS#7	CAF2	DDR A DQS#7
SA_MA0	BJ19	DDR A MA0
SA_MA1	BD20	DDR A MA1
SA_MA2	BK27	DDR A MA2
SA_MA3	BH28	DDR A MA3
SA_MA4	BL24	DDR A MA4
SA_MA5	BK28	DDR A MA5
SA_MA6	BJ27	DDR A MA6
SA_MA7	BJ25	DDR A MA7
SA_MA8	BL28	DDR A MA8
SA_MA9	BA28	DDR A MA9
SA_MA10	BC19	DDR A MA10
SA_MA11	BE28	DDR A MA11
SA_MA12	BG30	DDR A MA12
SA_MA13	BJ16	DDR A MA13
SA_RAS#	BE18	DDR A RAS# >>> DDR_A_RAS# 13
SA_RCVEN#	AY20	SA_RCVEN# @TP58
SA_WE#	BA19	DDR A WE# >>> DDR_A_WE# 13

CRESTLINE-GP-U

U23E 5 OF 10

DDR B D0	AP49	SB_DQ0
DDR B D1	AR51	SB_DQ1
DDR B D2	AW50	SB_DQ2
DDR B D3	AW51	SB_DQ3
DDR B D4	AN51	SB_DQ4
DDR B D5	AN50	SB_DQ5
DDR B D6	AV50	SB_DQ6
DDR B D7	AV49	SB_DQ7
DDR B D8	BA50	SB_DQ8
DDR B D9	BB50	SB_DQ9
DDR B D10	BA49	SB_DQ10
DDR B D11	BE50	SB_DQ11
DDR B D12	BA51	SB_DQ12
DDR B D13	AY49	SB_DQ13
DDR B D14	BF50	SB_DQ14
DDR B D15	BF49	SB_DQ15
DDR B D16	BJ50	SB_DQ16
DDR B D17	BJ44	SB_DQ17
DDR B D18	BJ43	SB_DQ18
DDR B D19	BL43	SB_DQ19
DDR B D20	BK47	SB_DQ20
DDR B D21	BK49	SB_DQ21
DDR B D22	BK43	SB_DQ22
DDR B D23	BK42	SB_DQ23
DDR B D24	BJ41	SB_DQ24
DDR B D25	BL41	SB_DQ25
DDR B D26	BJ37	SB_DQ26
DDR B D27	BJ36	SB_DQ27
DDR B D28	BK41	SB_DQ28
DDR B D29	BJ40	SB_DQ29
DDR B D30	BL35	SB_DQ30
DDR B D31	BK37	SB_DQ31
DDR B D32	BK13	SB_DQ32
DDR B D33	BE11	SB_DQ33
DDR B D34	BK11	SB_DQ34
DDR B D35	BC11	SB_DQ35
DDR B D36	BC13	SB_DQ36
DDR B D37	BE12	SB_DQ37
DDR B D38	BC12	SB_DQ38
DDR B D39	BG12	SB_DQ39
DDR B D40	BJ10	SB_DQ40
DDR B D41	BL9	SB_DQ41
DDR B D42	BK5	SB_DQ42
DDR B D43	BL5	SB_DQ43
DDR B D44	BK9	SB_DQ44
DDR B D45	BK10	SB_DQ45
DDR B D46	BJ8	SB_DQ46
DDR B D47	BJ6	SB_DQ47
DDR B D48	BF4	SB_DQ48
DDR B D49	BH5	SB_DQ49
DDR B D50	BC1	SB_DQ50
DDR B D51	BC2	SB_DQ51
DDR B D52	BK3	SB_DQ52
DDR B D53	BE4	SB_DQ53
DDR B D54	BD3	SB_DQ54
DDR B D55	BA3	SB_DQ55
DDR B D56	BA3	SB_DQ56
DDR B D57	BB3	SB_DQ57
DDR B D58	AR1	SB_DQ58
DDR B D59	AT3	SB_DQ59
DDR B D60	AY2	SB_DQ60
DDR B D61	AY3	SB_DQ61
DDR B D62	AU2	SB_DQ62
DDR B D63	AT2	SB_DQ63

SB_BS0	AY17	DDR B BS0
SB_BS1	BG18	DDR B BS1
SB_BS2	BG36	DDR B BS2
SB_CAS#	BE17	DDR B CAS# >>> DDR_B_CAS# 14
SB_DM0	AR50	DDR B DM0
SB_DM1	BD49	DDR B DM1
SB_DM2	BK45	DDR B DM2
SB_DM3	BL39	DDR B DM3
SB_DM4	BH12	DDR B DM4
SB_DM5	BL7	DDR B DM5
SB_DM6	BF3	DDR B DM6
SB_DM7	AW2	DDR B DM7
SB_DQS0	AT50	DDR B DQS0
SB_DQS1	BD50	DDR B DQS1
SB_DQS2	BK46	DDR B DQS2
SB_DQS3	BK39	DDR B DQS3
SB_DQS4	BJ12	DDR B DQS4
SB_DQS5	BL7	DDR B DQS5
SB_DQS6	BE2	DDR B DQS6
SB_DQS7	AV2	DDR B DQS7
SB_DQS#0	AJ50	DDR B DQS#0
SB_DQS#1	BC50	DDR B DQS#1
SB_DQS#2	BL45	DDR B DQS#2
SB_DQS#3	BK38	DDR B DQS#3
SB_DQS#4	BK12	DDR B DQS#4
SB_DQS#5	BK7	DDR B DQS#5
SB_DQS#6	BE2	DDR B DQS#6
SB_DQS#7	AV3	DDR B DQS#7
SB_MA0	BC18	DDR B MA0
SB_MA1	BG28	DDR B MA1
SB_MA2	BG25	DDR B MA2
SB_MA3	AW17	DDR B MA3
SB_MA4	BE25	DDR B MA4
SB_MA5	BE25	DDR B MA5
SB_MA6	BA29	DDR B MA6
SB_MA7	BC28	DDR B MA7
SB_MA8	AY28	DDR B MA8
SB_MA9	BD37	DDR B MA9
SB_MA10	BG17	DDR B MA10
SB_MA11	BE37	DDR B MA11
SB_MA12	BA39	DDR B MA12
SB_MA13	BG13	DDR B MA13
SB_RAS#	AV16	DDR B RAS# >>> DDR_B_RAS# 14
SB_RCVEN#	AY18	SB_RCVEN# @TP59
SB_WE#	BC17	DDR B WE# >>> DDR_B_WE# 14

CRESTLINE-GP-U


<Core Design>

緯創資通 Wistron Corporation
 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRESTLINE(2/6)-DDR2 A/B CH**

Size A3 Document Number Rev SA

Date: Wednesday, October 18, 2006 Sheet 8 of 47





Strap Pin Table

CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default)*
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19(DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse lane
CFG20(PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu.


<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
CRESTLINE(3/6)-VGA/LVDS/TV			
Title	Document Number	Rev	
Size A3			SA
Date: Monday, December 18, 2006	Sheet 9	of	47




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRESTLINE(4/6)-PWR			
Size	Document Number	Rev	
A3		SA	
Date: Thursday, December 14, 2006		Sheet 10 of 47	




U23I 9 OF 10



CRESTLINE-GP-U

U23J 10 OF 10



VSS


CRESTLINE-GP-U

<Core Design>



緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRESTLINE(6/6)-PWR/GND			
Title		Document Number	
Size A3		Pamirs-Discrete	Rev SA
Date: Wednesday, October 18, 2006		Sheet 12	of 47

8 DDR_A_DQS#[0..7] <<>>
 8 DDR_A_D[0..63] <<>>
 8 DDR_A_DM[0..7] <<>>
 8 DDR_A_DQS#[0..7] <<>>
 8 DDR_A_MA#[0..13] <<>>
 8 DDR_A_BS[0..2] <<>>


Layout Note:
Place near DM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS



Layout Note:
Place these resistors closely DM1, all trace length Max=1.5"



Signal	Pin	Pin
DDR_A_MA0	102	A0
DDR_A_MA1	101	A1
DDR_A_MA2	100	A2
DDR_A_MA3	99	A3
DDR_A_MA4	98	A4
DDR_A_MA5	97	A5
DDR_A_MA6	94	A6
DDR_A_MA7	92	A7
DDR_A_MA8	93	A8
DDR_A_MA9	91	A8
DDR_A_MA10	105	A9
DDR_A_MA11	90	A10/AP
DDR_A_MA12	89	A11
DDR_A_MA13	116	A12
DDR_A_MA14	86	A13
DDR_A_BS2	85	A14
DDR_A_BS0	107	A15
DDR_A_BS1	106	A16/BA2
DDR_A_D0	5	DO0
DDR_A_D1	7	DO1
DDR_A_D2	17	DO2
DDR_A_D3	19	DO3
DDR_A_D4	4	DO4
DDR_A_D5	6	DO5
DDR_A_D6	14	DO6
DDR_A_D7	16	DO7
DDR_A_D8	23	DO8
DDR_A_D9	25	DO9
DDR_A_D10	35	DO10
DDR_A_D11	37	DO11
DDR_A_D12	20	DO12
DDR_A_D13	22	DO13
DDR_A_D14	36	DO14
DDR_A_D15	38	DO15
DDR_A_D16	43	DO16
DDR_A_D17	45	DO17
DDR_A_D18	57	DO18
DDR_A_D19	57	DO19
DDR_A_D20	44	DO20
DDR_A_D21	46	DO21
DDR_A_D22	56	DO22
DDR_A_D23	58	DO23
DDR_A_D24	61	DO24
DDR_A_D25	63	DO25
DDR_A_D26	73	DO26
DDR_A_D27	75	DO27
DDR_A_D28	62	DO28
DDR_A_D29	64	DO29
DDR_A_D30	74	DO30
DDR_A_D31	76	DO31
DDR_A_D32	123	DO32
DDR_A_D33	125	DO33
DDR_A_D34	135	DO34
DDR_A_D35	137	DO35
DDR_A_D36	124	DO36
DDR_A_D37	126	DO37
DDR_A_D38	134	DO38
DDR_A_D39	136	DO39
DDR_A_D40	141	DO40
DDR_A_D41	143	DO41
DDR_A_D42	151	DO42
DDR_A_D43	153	DO43
DDR_A_D44	140	DO44
DDR_A_D45	142	DO45
DDR_A_D46	152	DO46
DDR_A_D47	154	DO47
DDR_A_D48	157	DO48
DDR_A_D49	159	DO49
DDR_A_D50	173	DO50
DDR_A_D51	175	DO51
DDR_A_D52	158	DO52
DDR_A_D53	174	DO53
DDR_A_D54	180	DO54
DDR_A_D55	176	DO55
DDR_A_D56	179	DO56
DDR_A_D57	181	DO57
DDR_A_D58	188	DO58
DDR_A_D59	181	DO59
DDR_A_D60	180	DO60
DDR_A_D61	182	DO61
DDR_A_D62	192	DO62
DDR_A_D63	194	DO63
DDR_A_DQS#0	11	DQS0#
DDR_A_DQS#1	29	DQS1#
DDR_A_DQS#2	49	DQS2#
DDR_A_DQS#3	69	DQS3#
DDR_A_DQS#4	129	DQS4#
DDR_A_DQS#5	146	DQS5#
DDR_A_DQS#6	167	DQS6#
DDR_A_DQS#7	186	DQS7#
DDR_A_DQS#0	11	DQS0#
DDR_A_DQS#1	31	DQS1#
DDR_A_DQS#2	51	DQS2#
DDR_A_DQS#3	70	DQS3#
DDR_A_DQS#4	131	DQS4#
DDR_A_DQS#5	148	DQS5#
DDR_A_DQS#6	169	DQS6#
DDR_A_DQS#7	188	DQS7#
DDR_A_DQS#0	11	DQS0#
DDR_A_DQS#1	114	DQS1#
DDR_A_DQS#2	119	DQS2#
M_ODT0	114	ODT0
M_ODT1	119	ODT1
VREF	1	VREF
VSS	2	VSS
GND	202	GND
MH1	201	MH1
MH2	201	MH2



Wistron Corporation
 21F, 80, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **DDRII-SODIMM SLOT1**

Size: Custom Document Number: Pamirs-Discrete Rev: SA



Date: Wednesday, October 18, 2006 Sheet 13 of 47

- 8 DDR_B_DQS#[0..7] <<>>
- 8 DDR_B_DQ[0..63] <<>>
- 8 DDR_B_DM[0..7] <<>>
- 8 DDR_B_DQS#[0..7] <<>>
- 8 DDR_B_MA#[0..13] <<>>
- 8 DDR_B_BS#[0..2] <<>>


Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V5




Layout Note:
Place these resistors closely DM2, all trace length Max=1.5"



Signal	Pin	Pin
DDR_B_MA0	102	A0
DDR_B_MA1	101	A1
DDR_B_MA2	100	A2
DDR_B_MA3	99	A3
DDR_B_MA4	98	A4
DDR_B_MA5	97	A5
DDR_B_MA6	96	A6
DDR_B_MA7	95	A7
DDR_B_MA8	94	A8
DDR_B_MA9	93	A9
DDR_B_MA10	92	A10/AP
DDR_B_MA11	91	A11
DDR_B_MA12	90	A12
DDR_B_MA13	89	A13
DDR_B_MA14	88	A14
DDR_B_MA14	85	A15
DDR_B_BS2	84	A16/BA2
DDR_B_BS0	107	BA0
DDR_B_BS1	106	BA1

Signal	Pin	Pin
DDR_B_D0	5	DQ0
DDR_B_D1	7	DQ1
DDR_B_D2	17	DQ2
DDR_B_D3	19	DQ3
DDR_B_D4	4	DQ4
DDR_B_D5	6	DQ5
DDR_B_D6	14	DQ6
DDR_B_D7	16	DQ7
DDR_B_D8	23	DQ8
DDR_B_D9	25	DQ9
DDR_B_D10	45	DQ10
DDR_B_D11	37	DQ11
DDR_B_D12	20	DQ12
DDR_B_D13	22	DQ13
DDR_B_D14	36	DQ14
DDR_B_D15	38	DQ15
DDR_B_D16	14	DQ16
DDR_B_D17	45	DQ17
DDR_B_D18	55	DQ18
DDR_B_D19	57	DQ19
DDR_B_D20	44	DQ20
DDR_B_D21	46	DQ21
DDR_B_D22	56	DQ22
DDR_B_D23	58	DQ23
DDR_B_D24	61	DQ24
DDR_B_D25	63	DQ25
DDR_B_D26	73	DQ26
DDR_B_D27	75	DQ27
DDR_B_D28	62	DQ28
DDR_B_D29	64	DQ29
DDR_B_D30	74	DQ30
DDR_B_D31	76	DQ31
DDR_B_D32	123	DQ32
DDR_B_D33	125	DQ33
DDR_B_D34	135	DQ34
DDR_B_D35	137	DQ35
DDR_B_D36	124	DQ36
DDR_B_D37	126	DQ37
DDR_B_D38	134	DQ38
DDR_B_D39	136	DQ39
DDR_B_D40	141	DQ40
DDR_B_D41	143	DQ41
DDR_B_D42	151	DQ42
DDR_B_D43	153	DQ43
DDR_B_D44	140	DQ44
DDR_B_D45	142	DQ45
DDR_B_D46	152	DQ46
DDR_B_D47	154	DQ47
DDR_B_D48	157	DQ48
DDR_B_D49	159	DQ49
DDR_B_D50	173	DQ50
DDR_B_D51	175	DQ51
DDR_B_D52	158	DQ52
DDR_B_D53	160	DQ53
DDR_B_D54	174	DQ54
DDR_B_D55	176	DQ55
DDR_B_D56	179	DQ56
DDR_B_D57	181	DQ57
DDR_B_D58	189	DQ58
DDR_B_D59	191	DQ59
DDR_B_D60	190	DQ60
DDR_B_D61	182	DQ61
DDR_B_D62	192	DQ62
DDR_B_D63	194	DQ63



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2-200P-21-GP-U**
DDR2-200P-21-GP-U
DDR2-200P-21-GP-U

Size: Document Number
 Custom: Pamirs-Discrete
 Date: Wednesday, October 18, 2006 Sheet 14 of 47


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.






Hsync & Vsync level shift



TV OUT CONN



Place this 2 resistors
close to the TV-out
connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **CRT/TV Connector**

Size: A3 Document Number: **Pamirs-Discrete** Rev: **SA**

Date: Friday, November 24, 2006 Sheet 15 of 47

LED / INVERTER INTERFACE

LCD/INV CONN




<Core Design>







緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LCD/Inverter Connector		
Size	Document Number				Rev
Custom			Pamirs-Discrete		SA
Date:	Tuesday, December 19, 2006	Sheet	16	of	47

Docking Connector





Hsync & Vsync level shift




<Core Design>



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Board to board conn/ Docking	
Title	SA
Size A3	Document Number
Date: Friday, November 24, 2006	Sheet 17 of 47



A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *



Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *






<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH8(1/4)-PCI/INT**

Size A3 Document Number **Pamirs-Discrete** Rev **SA**

Date: Monday, December 18, 2006 Sheet 18 of 47



20.F0736.003

<Core Design>


緯創資通 Wistron Corporation











21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **ICH8(2/4) LAN,HD,IDE,LPC**

Size: A3 Document Number: **Pamirs-Discrete** Rev: **SA**



Date: Wednesday, December 13, 2006 Sheet 19 of 47







Mini Card Connector 2

Wireless card



Mini Card Connector 1

WWAN




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD CONN.**

Size: A3 Document Number: **Pamirs-Discrete** Rev: **SA**


Date: Tuesday, December 19, 2006 Sheet 26 of 47




<p style="text-align: center;">緯創資通</p> <p style="text-align: center;">Wistron Corporation</p> <p style="text-align: center;">21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>LAN MARVELL</p>	
<p>Title</p>	<p>Document Number</p>
<p>Size</p>	<p>Rev</p>
<p>A3</p>	<p>SA</p>
<p>Date: Monday, December 18, 2006</p>	<p>Sheet 27 of 47</p>

PIN09 : GREEN
 PIN11 : ORANGE
 PIN13 : YELLOW

10/100M Lan Transformer



1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.





Green : Link up
 Blinking : TX/RX activity



NEWCARD Connector

Place them Near to Connector

Place them Near to Chip



For Newcard socket




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN connector/NEW CARD/SIM**

Size A3	Document Number 20.F0779.006	Rev SA
---------	------------------------------	--------

Date: Tuesday, December 12, 2006 Sheet 28 of 47











Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsein 221, Taiwan, R.O.C.

Audio CODEC CX20549-12Z

File: **Pamirs-Discrete**

Size: A3
 Document Number: SA
 Date: Monday, December 18, 2006
 Sheet 29 of 47




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Audio Amp/Speaker

Size A3 Document Number Pamirs-Discrete Rev SA

Date: Monday, November 27, 2006 Sheet 30 of 47



KB3910

Planar ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1
SE: 1,0,0
-1: 1,0,1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

KBC ENE K3910SF
Pamirs-Discrete

Rev SA
Date: Tuesday, December 19, 2006 Sheet 31 of 47


A4 for DMRP==>High=Disable,Low=Enable
A5 for EMWB==>High=Enable,Low=Disable
GPIO05 for Clock test mode==>High=test Mode,Low=32KHz clock in normal running(Recommended)
GPIO06 for DPLL test mode==>High=Test Mode,Low=Normal operation(Recommended)

CAMERA

(3.3V) 3D3V_CAM_S0


Blue thumb

Internal Keyboard Connector











Keyboard matrix (from vendor)











	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1



TouchPad Connector



TOUCH-PAD SWITCH








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


KeyBoard-CONN

SA

Monday, December 18, 2006 Sheet 32 of 47





TOP VIEW



(BOTTOM VIEW)

Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46

GOLDEN FINGER FOR DEBUG BOARD



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **FWH and Debug**


Size: A3 Document Number: **Pamirs-Discrete** Rev: **SA**

Date: Thursday, November 02, 2006 Sheet: 33 of 47


5V_AUX_S5 TO 5V_S5




TPM 1.2



Run Power



Finger Printer




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PWRPLANE&RESETLOGIC**

Size A3	Document Number	Rev SA
Date: Monday, December 18, 2006	Sheet 34 of 47	




Panasonic , 330uF/2V
ESR = 9m ohm
7.3*4.3*1.9

R_OSC=143K ohm , Fsw=300K Hz
R_ILIMPK=402K ohm , Iocp=28/phase

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title	DC-DC VCCPUCORE	
Size	Document Number	Rev
A3	Pamirs-Discrete	SA
Date: Wednesday, December 13, 2006	Sheet 35	of 47



0707 Change 5V_S5 to 5V_S3
 0718 Change 3D3V_AUX_S5 to 3D3V_S5

Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm

Iomax=11A
Qg=9.8nC,
Rdson=20~25mohm

Iomax=11A
Qg=9.8nC,
Rdson=19.6~24mohm

3D3V Iomax=4A
OCP>8A

GS 10*10*4 4D7uH
DCR=25mohm, Isat=6A

TC12
30K3R3F-GP
ST220U6D3VDM-15GP
NEC 220uF ,V size
ESR=25mohm
Iripple=2.2A

$$V_{out} = 1V * (R1 + R2) / R2$$


For TPS51120,
 Vout=5V

- If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
- If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

- If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
- If you use a 2.5uH inductor, the minimum ESR is 27m ohm.

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	switcher OFF	not use	Switchchr ON	switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **5V_S3/3D3V_S5**

Size A3 Document Number **Pamirs-Discrete** Rev SA


Date: Friday, December 08, 2006 Sheet 36 of 47

$I_{ocp}=7.0*2 = 14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs1}=I_{ocp}*R_{ds,on}=238mV$
 $VILIM=V_{cs1}/0.1=2.38V$

$I_{ocp}=7.0*2 = 14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs2}=I_{ocp}*R_{ds,on}=28mV$
 $VILIM2=V_{cs2}/0.1=2.38V$



1D8V / 7.0A
OCP >= 14A




NEC
 $I_{rms}=7.5A (I_{sat}=10.4A)$
 $DCR=1.3mohm$
 $12*12*5.5$
1102 SA

$V_{outsetting}=1.820V$



Ton	Frequency (Out1) KHz	Frequency (Out2) KHz
AGND	620	460
REF	485	355
OPEN	345	255
VCC	235	170



$I_{omax}=11A$
 $Q_g=9.8nC,$
 $R_{dson}=20\sim 25mohm$

NEC
 $I_{rms}=7.5A (I_{sat}=10.4A)$
 $DCR=1.3mohm$
 $12*12*5.5$

$I_{omax}=11A$
 $Q_g=9.8nC,$
 $R_{dson}=19.6\sim 24mohm$

$V_{out}=V_{fb} * (1 + (R1/R2))$
 Where $V_{fb}=1.0V, R2=10Kohm$



1D05V_S0/5A
OCP >= 10A

Panasonic 220uF/2V
 $ESR=15m\ ohm$
 $I_{ripple}=2.7A$

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **1D8V_S3/1D05V_S0**
 Size A3 Document Number: **Pamirs-Discrete** Rev: **SA**
 Date: Monday, December 18, 2006 Sheet 37 of 47




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **0D9V_LDO/1D25V_LDO/1D5V**

Size: A3 Document Number: **Pamirs-Discrete** Rev: SA

Date: Tuesday, November 07, 2006 Sheet: 38 of 47





AC_IN Threshold 2.089V Max.
AC_IN > 2.089V --> AC DETECT


Detect adaptor
input current

V_REF : 4.2235V (<500uA)
ISOURCE_MAX =
(0.075/Rx1)*(VCLs/VREF) = 4.32A
So, Constant Power=18.5*4.32=80W (90%)


SET CHG OFF :
BAT_CHG_I = (0.075/Rx2)*(VICTL/3.6)
LI BAT :
CHG_I_SET = H(6cell),
Charge current = 3.0A
CHG_I_SET = L(12cell),
Charge current = 5.0A
Pre-Charge :
MAX8725 : CHG_I_PRE_SEL = H,
Pre-Charge current = 300mA



1D2V_S0
I_{omax}=3A




2D5V_S0
I_{omax}=300mA



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA CORE 1V**

Size A3	Document Number	Rev SA
Date: Monday, December 18, 2006		Sheet 40 of 47




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

NB8M-GS (1 of 3)

File	Document Number	Rev
		SC
Size	Customer	
	Pamirs-Discrete	

Date: Tuesday, December 19, 2006 Sheet 41 of 47




<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title NB8M-GS (2 of 3)

Size A3	Document Number Pamirs-Discrete	Rev SC
Date: Monday, December 18, 2006		Sheet 42 of 47




Bit Signal	Values
MI0B_D0:	RAM_CFG_0
MI0B_D1:	RAM_CFG_1
MI0B_D8:	RAM_CFG_2
MI0B_D9:	RAM_CFG_3
MI0B_D4:	PCI_DEVID_0
MI0B_D5:	PCI_DEVID_1
MI0B_D3:	PCI_DEVID_2
MI0B_D11:	PCI_DEVID_3
MI0B_CTL3:	PCI_DEVID_4
MI0A_D1:	SUB_VENDOR
MI0A_D0:	PEX_PLL_EN_TERM100
MI0A_D6:	3GIO_PADCFG_LUT_ADDR[0]
MI0A_D8:	3GIO_PADCFG_LUT_ADDR[1]
MI0A_D9:	3GIO_PADCFG_LUT_ADDR[2]
MI0B_HSYNC:	3GIO_PADCFG_LUT_ADDR[3]




<Core Design>


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title VRAM1		
Size A3	Document Number Pamirs-Discrete	Rev SC
Date: Monday, December 18, 2006 Sheet 44 of 47		



Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**

Size: A3	Document Number: Pamirs-Discrete	Rev: SC
Date: Monday, December 18, 2006	Sheet: 46 of 47	

