






# DM1





R278 should be place within 2" of the processor ; others place near ITP



**QUANTA COMPUTER**





Title: Dothan Processor (HCST)

Size	Document Number	Rev
	DM1	1A

Date: Friday, July 18, 2003      Sheet 2 of 46

Dothan\_Processor

These 4 Resistors need to place with 0.5" of CPU.  
Comp0,2 trace need to be  $z_0=27.4\ \text{ohm}$ ,  
comp1,3 traces need to be  $z_0=55\ \text{ohm}$ .



May/06\_Edison

10U/4V Total caps  
33 PCS=330UF

**QUANTA COMPUTER**

Title: Dothan Processor (POWER)


Size: DMt	Document Number: DMt	Rev: 1A
-----------	----------------------	---------

Date: Friday, July 18, 2003 Sheet 3 of 46
















**QUANTA COMPUTER**

Title: ICH4-M (USB,HUB,LPC)

Size:	Document Number: DM1	Rev: 1A
Date:	Friday, July 18, 2003	Sheet 8 of 46






**QUANTA COMPUTER**























Title: ICH4-M (POWER&GND)

Size: DMT	Document Number: DMT	Rev: 1A
-----------	----------------------	---------

Date: Friday, July 18, 2003      Sheet: 9 of 46




For terminal R-pack.



Place these termination  
to close CK408.



S2	S1	S0	CPU	3V66[0..4]	3V66_5/66IN
1	0	0	66	66IN	66 Input
1	0	1	100	66IN	66 Input
1	1	0	200	66IN	66 Input
1	1	1	133	66IN	66 Input
0	0	0	66	66	66 Input
0	0	1	100	66	66 Input
0	1	0	200	66	66 Input
0	1	1	133	66	66 Input



Iref=5mA,  
Ioh=4\*Iref

+12V is active when RUNINROK asserted.

These are for backdrive issue




**QUANTA COMPUTER**







Title: CLOCK GENERATOR

Size: Document Number DM1 Rev 1A

Date: Friday, July 18, 2003 Sheet 12 of 46
























Title CRT CONN		
Size	Document Number DM1	Rev 1A
Date:	Friday, July 18, 2003	Sheet 15 of 46






Title			IDE (HDD&CD_ROM)
Size	Document Number	Rev	
	DM1	1A	
Date:	Friday, July 18, 2003	Sheet	16 of 46








**QUANTA COMPUTER**

Title: SCREW PAD  
 Size: Document Number: DM1 Rev: 1A  
 Date: Friday, July 18, 2003 Sheet: 17 of 46






		<b>QUANTA</b> COMPUTER	
		Title: PCI4510/4515 (CB+1394)	
Size:	Document Number:	Rev 1A	
Date:	Friday, July 18, 2003	Sheet:	18 of 46

Reserved pull-down if U55 will be depopulated.(J.M.0708)




Title		CB/1394 CONN	
Size	Document Number	Rev	
	DM1	1A	
Date:	Friday, July 18, 2003	Sheet	19 of 46




BID3	BID2	BID1	BID0	Board Revision
0	0	0	0	PROTO1
0	0	1	0	PROTO2
0	0	1	1	PROTO3
0	1	0	0	PROTO4
0	1	0	1	QT1
0	1	1	0	RAMP




8 BID0  
8 BID1  
8 BID2  
8 BID3








Title MDC CONN.		
Size	Document Number DM1	Rev 1A
Date:	Friday, July 18, 2003	Sheet 20 of 46



Title		
MNI-PCI & MDC		
Size	Document Number	Rev
	DM1	1A
Date:	Friday, July 18, 2003	Sheet 21 of 46



Put JDEBUG1 on MINI PCI door.





**QUANTA COMPUTER**

Title: Ultra I/O Controller LPC47N254


Size: Document Number DM1 Rev 1A

Date: Friday, July 18, 2003 Sheet 22 of 46






JAE\_FK1S030W52




Scott thinks 10K will be better for Docking.


"Pull-ups for unused pins"




100P CAPS CLOSE TO JKB1



**QUANTA COMPUTER**  
 Title: Ultra I/O Controller LPC47N254(GPIO/KB/MSC/FLASH)  
 Size: Document Number DM1, Rev 1A  
 Date: Friday, July 18, 2003, Sheet 23 of 46




If MAX3243 pin 22 tied to RUN\_ON, then it can not support Ring Out



Place these beads to JCOM1 as close as possible





Title			Rev
SERIAL PORT			1A
Size	Document Number	Rev	
	DM1	1A	
Date:	Friday, July 18, 2003	Sheet	24 of 46






Title PARALLEL CONN.		
Size DM1	Document Number DM1	Rev 1A
Date Friday, July 18, 2003	Sheet 25	of 46



### Touch Pad



Title		
TOUCH PAD & BULE TOOTH		
Size	Document Number	Rev
DM1		1A
Date:	Friday, July 18, 2003	Sheet 27 of 46





**QUANTA COMPUTER**


Title: SWITCH & LED

Size	Document Number	Rev
	DM1	1A

Date: Friday, July 18, 2003      Sheet 28 of 46




C853 needs to be placed near Guardian IC.



- RT1:  
 1. Mitsubishi 1k 0603 10K ohm±25 degree C. P/N: TH11-3H103FT  
 2. Panasonic 1k 0603 10K ohm ±25 degree C. P/N: ERT31V0103FA

RT1 should be placed near DDR.



U136=LM26	GND	VCC
HYST	10 degree	2 degree


U136=MAX6501	GND	VCC
HYST	2 degree	10 degree

Notes:  
 $V_{set} = (T_p - 75) / 16$   
 Where  $T_p = 75$  to 106 degree C  
 Set trip point = 90 degree C  
 $V_{set} = (90 - 75) / 16 = 0.9375 V$   
 Guardian temp-tolerance = ±3 degree C



Title: FAN & THERMAL		
Size: DM1	Document Number: DM1	Rev: 1A
Date: Friday, July 18, 2003	Sheet: 29	of 46







GAIN	GAIN1	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

**QUANTA COMPUTER**

Title: AC97 CODEC


Size: Document Number DM1 Rev 1A

Date: Friday, July 18, 2003 Sheet 30 of 46





### EXT MIC JACK

MONO MIC  
LINE OUT



Title		
AUDIO CONN		
Size	Document Number	Rev
DM1		1A
Date:	Friday, July 18, 2003	Sheet 31 of 46




Title: LAN INTERFACE		
Size: Custom	Document Number: DM1	Rev: 1A
Date: Friday, July 18, 2003	Sheet: 32	of 46

Match trace length

LAYOUT NOTES:



Match total length of chip side Rx and Tx pair traces +/-50mil  
 Match length of cable side Rx and Tx pair traces +/- 50 mil  
 Total line TX+ to TX- and RX- and RX+ should be matched within 50 mils.  
 Keep 50mil space between pairs and other traces. Pairs are 100ohm differential,



Pulse PN: H0022. Intel highly recommends this Mag

LAN_SPDLED#	SPEED
HI	10M
LO	100M






U136=LM26

	GND	VCC
HYST	10 degree	2 degree

U136=MAX6501

	GND	VCC
HYST	2 degree	10 degree




U136=LM26



	GND	VCC
HYST	10 degree	2 degree

U136=MAX6501

	GND	VCC
HYST	2 degree	10 degree








Title			POWER GOOD
Size	Document Number	Rev	
	DM1	1A	
Date:	Friday, July 18, 2003	Sheet	36 of 46







Title BATTERY SELECTOR		
Size	Document Number DM1	Rev 1A
Date:	Friday, July 18, 2003	Sheet 37 of 46



Adding Caps  
July/14\_Edison



IMVP-VI (Rev : 1.0)  
For load-line  
Specification  
June/23\_Edison

IMVP-VI (Rev : 1.0)  
offset update 1.2%  
May/6\_Edison

Limited Current Point = 28.5A


Adding Caps  
May/6\_Edison

100 mil Trace list for layout

- DH\_VCORE
- LX\_VCORE
- DL\_VCORE

The PC155 from 1uF  
change to 0.22uF  
April/8\_Edison

V I D							Vcore
VID 5	VID 4	VID 3	VID 2	VID 1	VID 0	V	
0	0	1	1	1	1	1.468	
0	1	0	1	1	1	1.340	
0	1	1	0	0	0	1.324	
0	1	1	0	1	0	1.292	
0	1	1	1	0	0	1.260	
0	1	1	1	0	1	1.244	
0	1	1	1	1	1	1.212	
1	0	0	0	0	1	1.180	
1	0	0	0	1	1	1.148	
1	0	0	1	1	0	1.100	
1	0	1	0	0	1	1.052	
1	0	1	0	1	1	1.020	
1	0	1	1	1	0	0.972	
1	1	0	0	0	0	0.940	




PBOOT VOLTAGE  
SETTING UP ON  
1.212V

The C4 mode voltage is 0.748V




Remove JP2 and JP4  
June/23 Edison



Remove JP3 and JP5  
June/23 Edison

VTT Current Limite 3.2A

1.20V - GM, PR23=14.0K/F  
1.35V - GM+ PR23=16.9K/F  
+VCC1\_2\_GMCH Current Limite 3.2A




Adding The OVP  
solution  
June/23 Edison



VTT OVP Point = 1.15V  
+VCC1\_2\_GMCHOVP Point = 1.48V



Title		
VTT_VCC1_2_MCH		
Size	Document Number	Rev
DM1		1A
Date: Friday, July 18, 2003		Sheet 40 of 46




The FDS6982S Rd(on) = 22mOHM      The Limited Current = 7.5A



**QUANTA COMPUTER**

Title		
+1_5VSUS & +1_8VRUN		
Size	Document Number	Rev
DM1		1A
Date:	Friday, July 18, 2003	Sheet 41 of 46



SIQ124-4R7\_DALTA  
height 5.0mm MAX.  
5.7A  
May/06\_Edison

10U\_6.3V\_0805\_NC  
X6S  
10U\_6.3V\_0805\_NC  
X6S  
The Current at 5.0A

Remove PC61/1000P and  
PC62/1000P  
the suggest is by SEMTECH.  
June/23\_Edison

Remove PC61/1000P and  
PC62/1000P  
the suggest is by SEMTECH.  
June/23\_Edison

CDRH74B\_3R9NC\_DALTA  
height 4.0mm MAX.  
3.5A  
April/21\_Edison

The Current Limit  
at 3.4A  
May/06\_Edison



Title		2.5V,1.25V
Size	Document Number	DM1
Date:	Friday, July 18, 2003	Sheet 42 of 46
		Rev 1A

Remove JP12 and JP14  
June/23 Edison

Current limit at 4A for +3.3V

Place these CAPs close to FETs

SIL104R\_100NC\_DELTA  
height 4.0mm MAX.  
4.4A  
April/8\_Edison




Place these CAPs close to FETs


Current limit at 4A for +5VSUS

Remove JP13 and JP15  
June/23 Edison




From CC1206 change to CC0805  
April/8\_Edison

STQ125-1022A  
height 6mm MAX.  
4.3A  
March/3\_Edison






Adding RBATT protection  
Edison\_July/08/2003




Title DCIN.BATT CONNECTOR		
Size	Document Number DM1	Rev 1A
Date:	Friday, July 18, 2003	Sheet 44 of 46






ID = 300mA/Max.  
Rds = 1.0 Max @ Vgs = 10V.  
Rds(on) = 0.7  
(Typ.) @ Vgs = 10V.



Title RUN POWER SW		
Size	Document Number DM1	Rev 1A
Date:	Friday, July 18, 2003	Sheet 45 of 46

will the library of JABT1&JABT2 modify same with DAYTONA. April/8\_Edison

EMI Solution no update Edison July/2/2003



Title DCIN.BATT CONNECTOR		
Size	Document Number DM1	Rev 1A
Date	Friday, July 18, 2003	Sheet 46 of 46